# TABLE OF CONTENTS

1
1
1
1
1
2
3
5
5

Pin Configuration and Function Descriptions	6
Typical Performance Characteristics	7
Test Circuits	9
Applications Information	10
Mixed Voltage Operation, Level Translation	10
Memory Switching	10
Outline Dimensions	11
Ordering Guide	11

### **REVISION HISTORY**

03/08—Rev. D to Rev. E
Updated FormatUniversal
Changes to Features1
Changes to General Description1
Changes to Absolute Maximum Ratings5
Changes to Pin Configuration and Function Descriptions
Changes to Test Circuits9
Changes to Ordering Guide11
11/04—Rev. C to Rev. D
Changes to Specifications2
Changes to Ordering Guide4
04/03—Rev. A to Rev. B
Updated Outline Dimensions8
06/02—Rev. 0 to Rev. A
Edits to Features1

### **SPECIFICATIONS**

 $V_{CC}$  = 5.0 V ± 10%, GND = 0 V. All specifications  $T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted.

#### Table 2.

				<b>B</b> Versio	n	
Parameter <sup>1</sup>	Symbol	Conditions <sup>2</sup>	Min	Тур³	Max	Unit
DC ELECTRICAL CHARACTERISTICS						
Input High Voltage	VINH		2.4			V
Input Low Voltage	VINL		-0.3		+0.8	V
Input Leakage Current	h	$0 \le V_{IN} \le 5.5 V$		±0.01	±1	μΑ
Off State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μA
On State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μΑ
Maximum Pass Voltage <sup>4</sup>	VP	$V_{IN} = V_{CC} = 5 V$ , $I_0 = -5 \mu A$	3.9	4.2	4.4	V
CAPACITANCE <sup>4</sup>						
A Port Off Capacitance	C <sub>A</sub> OFF	f = 1 MHz		7		рF
B Port Off Capacitance	C <sub>B</sub> OFF	f = 1 MHz		5		рF
A, B Port On Capacitance	C <sub>A</sub> , C <sub>B</sub> ON	f = 1 MHz		11		рF
Control Input Capacitance	CIN	f = 1 MHz		4		рF
SWITCHING CHARACTERISTICS <sup>4</sup>						
Propagation Delay A to B or B to A, $t_{PD}$	t <sub>PHL</sub> , t <sub>PLH</sub> ⁵	$V_A = 0 V, C_L = 50 pF$			0.10	ns
Propagation Delay Matching <sup>6</sup>		$V_A = 0 V, C_L = 50 pF$		0.0075	0.035	ns
Bus Enable Time BE to A or B	t <sub>PZH</sub> , t <sub>PZL</sub>	$C_L = 50 \text{ pF}, R_L = 500 \Omega$	1	5	7.5	ns
Bus Disable Time BE to A or B	tphz, tplz	$C_L = 50 \text{ pF, } R_L = 500 \Omega$	1	3.5	7	ns
Bus Select Time S to A or B						
Enable	t <sub>SEL_EN</sub>	$C_L = 50 \text{ pF, } R_L = 500 \Omega$		8	12	ns
Disable	t <sub>SEL_DIS</sub>	$C_L = 50 \text{ pF}, R_L = 500 \Omega$		5	8	ns
Maximum Data Rate		$V_A = 2 V p - p$		933		Mbp
DIGITAL SWITCH						
On Resistance	Ron	$V_A = 0 V$				
		l <sub>o</sub> = 48 mA, 15 mA, 8 mA, T <sub>A</sub> = 25°C		2	4	Ω
		l <sub>o</sub> = 48 mA, 15 mA, 8 mA			5	Ω
		$V_A = 2.4 V$				
		$I_0 = 48 \text{ mA}, 15 \text{ mA}, 8 \text{ mA}, T_A = 25^{\circ}\text{C}$		3	6	Ω
		l <sub>o</sub> = 48 mA, 15 mA, 8 mA			7	Ω
On-Resistance Matching	ΔRon	$V_A = 0 V$ , $I_0 = 48 mA$ , 15 mA, 8 mA		0.15		Ω
POWER REQUIREMENTS						
Vcc			3.0		5.5	V
Quiescent Power Supply Current	lcc	Digital inputs = $0 V$ or $V_{CC}$		0.001	1	μA
Increase in I <sub>CC</sub> per Input <sup>4, 7</sup>	Δlcc	$V_{cc} = 5.5$ V, one input at 3.0 V; others at $V_{cc}$ or GND			200	μA

<sup>1</sup> Temperature range is: Version B: -40°C to +85°C.

<sup>2</sup> See Test Circuits section.

 $^{\rm 3}$  All typical values are at  $T_A$  = 25°C, unless otherwise noted.

<sup>4</sup> Guaranteed by design, not subject to production test.

<sup>5</sup> The digital switch contributes no propagation delay other than the RC delay of the typical R<sub>oN</sub> of the switch and the load capacitance when driven by an ideal voltage source. Because the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
<sup>6</sup> Propagation delay matching between channels is calculated from on-resistance matching of worst-case channel combinations and load capacitance.

<sup>7</sup> This current applies to the control pins only and represents the current required to switch internal capacitance at the specified frequency. The A and B ports contribute no significant ac or dc currents as they transition.

 $V_{\text{CC}}$  = 3.3 V  $\pm$  10%, GND = 0 V. All specifications  $T_{\text{MIN}}$  to  $T_{\text{MAX}}$  unless otherwise noted.

#### Table 3.

				B Versio	n	
Parameter <sup>1</sup>	Symbol	Conditions <sup>2</sup>	Min	Тур³	Мах	Unit
DC ELECTRICAL CHARACTERISTICS						
Input High Voltage	VINH		2.0			V
Input Low Voltage	VINL		-0.3		+0.8	V
Input Leakage Current	h	$0 \le V_{IN} \le 3.6 V$		±0.01	±1	μA
Off State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μA
On State Leakage Current	loz	$0 \le A, B \le V_{CC}$		±0.01	±1	μA
Maximum Pass Voltage⁴	VP	$V_{IN} = V_{CC} = 3.3 \text{ V}, I_O = -5 \mu\text{A}$	2.3	2.6	2.8	V
CAPACITANCE <sup>₄</sup>						
A Port Off Capacitance	C <sub>A</sub> OFF	f = 1 MHz		7		рF
B Port Off Capacitance	C <sub>B</sub> OFF	f = 1 MHz		5		рF
A, B Port On Capacitance	C <sub>A</sub> , C <sub>B</sub> ON	f = 1 MHz		11		рF
Control Input Capacitance	CIN	f = 1 MHz		4		рF
SWITCHING CHARACTERISTICS <sup>4</sup>						
Propagation Delay A to B or B to A, $t_{PD}$	t <sub>PHL</sub> , t <sub>PLH</sub> <sup>5</sup>	$V_A = 0 V, C_L = 50 pF$			0.10	ns
Propagation Delay Matching <sup>6</sup>		$V_A = 0 V, C_L = 50 pF$		0.01	0.04	ns
Bus Enable Time BE to A or B	tpzh, tpzl	$C_L = 50 \text{ pF}, R_L = 500 \Omega$	1	5.5	9	ns
Bus Disable Time BE to A or B	tphz, tplz	$C_L = 50 \text{ pF}, R_L = 500 \Omega$	1	4.5	8.5	ns
Bus Select Time S to A or B						
Enable	tsel_en	$C_L = 50 \text{ pF}, R_L = 500 \Omega$		8	12	ns
Disable	tsel_dis	$C_L = 50 \text{ pF}, R_L = 500 \Omega$		6	9	ns
Maximum Data Rate		$V_A = 2 V p - p$		933		Mbps
DIGITAL SWITCH						
On Resistance	Ron	$V_A = 0 V$ , $I_0 = 15 mA$ , 8 mA, $T_A = 25^{\circ}C$		2	4	Ω
		$V_{A}$ = 0 V, $I_{o}$ = 15 mA, 8 mA			5	Ω
		$V_A = 1 V$ , $I_0 = 15 mA$ , 8 mA, $T_A = 25^{\circ}C$		4	7	Ω
		$V_A = 1 V$ , $I_o = 15 mA$ , 8 mA			8	Ω
On-Resistance Matching	ΔRon	$V_A = 0 V$ , $I_0 = 15 mA$ , 8 mA		0.2		Ω
POWER REQUIREMENTS						
Vcc			3.0		5.5	V
Quiescent Power Supply Current	lcc	Digital inputs = $0 V \text{ or } V_{CC}$		0.001	1	μA
Increase in Icc per Input <sup>4, 7</sup>	Δlcc	$V_{cc}$ = 3.3 V, one input at 3.0 V; others at $V_{cc}$ or GND			200	μA

<sup>1</sup> Temperature range is: Version B: -40°C to +85°C.

<sup>2</sup> See Test Circuits section.

 $^{\rm 3}$  All typical values are at  $T_{\text{A}}$  = 25°C, unless otherwise noted.

<sup>4</sup> Guaranteed by design, not subject to production test.

<sup>5</sup> The digital switch contributes no propagation delay other than the RC delay of the typical R<sub>ON</sub> of the switch and the load capacitance when driven by an ideal voltage source. Because the time constant is much smaller than the rise/fall times of typical driving signals, it adds very little propagation delay to the system. Propagation delay of the digital switch, when used in a system, is determined by the driving circuit on the driving side of the switch and its interaction with the load on the driven side.
<sup>6</sup> Propagation delay matching between channels is calculated from on-resistance matching of worst-case channel combinations and load capacitance.

<sup>7</sup> This current applies to the control pins only and represents the current required to switch internal capacitance at the specified frequency. The A and B ports contribute no significant ac or dc currents as they transition.

### **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25^{\circ}C$ , unless otherwise noted.

#### Table 4.

Parameter	Rating
V <sub>cc</sub> to GND	–0.3 V to +6 V
Digital Inputs to GND	–0.3 V to +6 V
DC Input Voltage	–0.3 V to +6 V
DC Output Current	100 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Junction Temperature	150°C
QSOP Package	
θ <sub>JA</sub> Thermal Impedance	149.97°C/W
Lead Soldering	
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	220°C
Soldering (Pb-Free)	
Reflow, Peak Temperature	260(+0/-5)°C
Time at Peak Temperature	20 sec to 40 sec


Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**



#### Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description	
1	S	Port Select.	
2, 3, 5, 6, 10, 11, 13, 14	1B <sub>1</sub> , 1B <sub>2</sub> , 2B <sub>1</sub> , 2B <sub>2</sub> , 3B <sub>2</sub> , 3B <sub>1</sub> , 4B <sub>2</sub> , 4B <sub>1</sub>	Port B, Inputs or Outputs.	
4, 7, 9, 12	1A, 2A, 3A, 4A	Port A, Inputs or Outputs.	
8	GND	Negative Power Supply.	
15	BE	Output Enable (Active Low).	
16	Vcc	Positive Power Supply.	

### **TYPICAL PERFORMANCE CHARACTERISTICS**





Figure 3. On Resistance vs. Input Voltage








Figure 5. On Resistance vs. Input Voltage for Different Temperatures







Figure 6. On Resistance vs. Input Voltage for Different Temperatures












Figure 11.933 Mbps Eye Diagram



# **TEST CIRCUITS**



 $^1$ PULSE GENERATOR FOR ALL PULSES:  $t_F$  <2.5ns,  $t_R$  <2.5ns,  $^2C_L$  = INCLUDES BOARD, STRAY, AND LOAD CAPACITANCES.  $^3R_T$  IS THE TERMINATION RESISTOR; SHOULD BE EQUAL TO  $Z_{OUT}$  OF THE PULSE GENERATOR.

Figure 12. Load Circuit




Figure 13. Propagation Delay




Figure 14. Select, Enable, and Disable Times

#### Table 6. Switch S1 Condition

Test	S1
tplh, tphl	Open
tplz, tpzl	2 × V <sub>cc</sub>
tрнz, tрzн	GND
t <sub>SEL</sub>	Open

#### Table 7. Test Conditions

02914-012

1 4010 / 1 1	cor contantions		
Symbol	$V_{cc} = 5 V \pm 10\%$	$V_{cc} = 3.3 V \pm 10\%$	Unit
R∟	500	500	Ω
ΔV	300	300	mV
CL	50	50	pF

### **APPLICATIONS INFORMATION**

### MIXED VOLTAGE OPERATION, LEVEL TRANSLATION

Bus switches can be used to provide a solution for mixed voltage systems where interfacing bidirectionally between 5 V and 3.3 V devices is required. To interface between 5 V and 3.3 V buses, an external diode is placed in series with the 5 V power supply as shown in Figure 15.




Figure 15. Level Translation Between 5 V and 3.3 V Devices

The diode drops the internal gate voltage down to 4.3 V. The bus switch limits the voltage present on the output to

 $V_{CC}$  – External Diode Drop =  $V_{TH}$ 

Therefore, assuming a diode drop of 0.7 V and a  $V_{\rm TH}$  of 1 V, the output voltage is limited to 3.3 V with a logic high.




Figure 16. Input Voltage to Output Voltage

Similarly, the device could be used to translate bidirectionally between 3.3 V to 2.5 V systems. In this case, there is no need for an external diode. The internal  $V_{TH}$  drop is 1 V, so with a  $V_{CC}$  = 3.3 V the bus switch limits the output voltage to

 $V_{CC} - 1 \text{ V} = 2.3 \text{ V}$ 




Figure 17. 3.3 V to 2.5 V Level Translation Using the ADG3257 Bus Switch

#### **MEMORY SWITCHING**

This quad bus switch may be used to allow switching between different memory banks, thus allowing additional memory and decreasing capacitive loading. Figure 18 illustrates the ADG3257 in such an application.





Figure 18. Allows Additional Memory Modules Without Added Drive or Delay

### **OUTLINE DIMENSIONS**



COMPLIANT TO JEDEC STANDARDS MO-137-AB

Figure 19. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16) Dimensions shown in inches

#### **ORDERING GUIDE**

Model	Temperature Range	Package Description	Package Option
ADG3257BRQ	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQ-REEL	–40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQ-REEL7	–40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQZ <sup>1</sup>	–40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQZ-REEL <sup>1</sup>	–40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16
ADG3257BRQZ-REEL71	–40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16

<sup>1</sup> Z = RoHS Compliant Part.

# NOTES

©2002–2008 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D02914-0-3/08(E)



www.analog.com

Rev. E | Page 12 of 12

Downloaded from Arrow.com.