Contents VND7030AJ-E

## **Contents**

Block d	liagram aı	nd pin description	5
2.1			
2.2			
2.3			
2.4			
2.5	Electrica	l characteristics curves	22
Protect	ions		26
3.1			
3.2			
3.3			
3.4	Negative	voltage clamp	26
Applica	_	-	
• •			
	4.1.1		
4.2	Immunity		
4.3			
4.4	Multisen	se - analog current sense	29
	4.4.1	Principle of Multisense signal generation	30
	4.4.2		
	4.4.3		
Maximu	ım demag	netization energy (VCC = 16 V)	35
Packag	e and PCI	B thermal data	36
6.1	PowerSS	SO-16 thermal data	36
Packag	e informa	tion	39
7.1	PowerSS	SO-16 package information	39
Order c	odes		41
	2.1 2.2 2.3 2.4 2.5  Protect 3.1 3.2 3.3 3.4  Applica 4.1  4.2 4.3 4.4  Maximu Packag 6.1 Packag 7.1 Order c	Electrical specifical Absolute 2.1 Absolute 2.2 Thermal 2.3 Main electrical Waveford 2.5 Electrical Protections	2.2 Thermal data



VND7030AJ-E List of tables

# List of tables

Table 1: Pin functions	5
Table 2: Suggested connections for unused and not connected pins	6
Table 3: Absolute maximum ratings	7
Table 4: Thermal data	
Table 5: Power section	
Table 6: Switching	
Table 7: Logic inputs	10
Table 8: Protections	10
Table 9: MultiSense	
Table 10: Truth table	18
Table 11: MultiSense multiplexer addressing	19
Table 12: ISO 7637-2 - electrical transient conduction along supply line	28
Table 13: MultiSense pin levels in off-state	32
Table 14: PCB properties	36
Table 15: Thermal parameters	
Table 16: PowerSSO-16 mechanical data	
Table 17: Device summary	41
Table 18: Document revision history	42



List of figures VND7030AJ-E

# List of figures

Figure 1: Block diagram	5
Figure 2: Configuration diagram (top view)	
Figure 3: Current and voltage conventions	
Figure 4: IOUT/ISENSE versus IOUT	
Figure 5: Current sense accuracy versus IOUT	
Figure 6: Switching time and Pulse skew	
Figure 7: MultiSense timings (current sense mode)	
Figure 8: Multisense timings (chip temperature and VCC sense mode)	
Figure 9: TDSTKON	
Figure 10: Latch functionality - behavior in hard short circuit condition (TAMB << TTSD)	
Figure 11: Latch functionality - behavior in hard short circuit condition	
Figure 12: Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off).	
Figure 13: Standby mode activation	
Figure 14: Standby state diagram	
Figure 15: OFF-state output current	
Figure 16: Standby current	
Figure 17: IGND(ON) vs. lout	
Figure 18: Logic Input high level voltage	
Figure 19: Logic Input low level voltage	
Figure 20: High level logic input current	
Figure 21: Low level logic input current	
Figure 22: Logic Input hysteresis voltage	
Figure 23: FaultRST Input clamp voltage	
Figure 24: Undervoltage shutdown	
Figure 25: On-state resistance vs. Tcase	
Figure 26: On-state resistance vs. VCC	
Figure 27: Turn-on voltage slope	
Figure 28: Turn-off voltage slope	
Figure 29: Won vs. Tcase	
Figure 30: Woff vs. Tcase	
Figure 31: ILIMH vs. Tcase	
Figure 32: OFF-state open-load voltage detection threshold	
Figure 34: Vsenseh vs. Tcase	
Figure 35: Application diagram	
Figure 36: Simplified internal structure	
Figure 37: MultiSense and diagnostic – block diagram	
Figure 38: MultiSense block diagram	
Figure 39: Analogue HSD – open-load detection in off-state	31
Figure 40: Open-load / short to VCC condition	
Figure 41: GND voltage shift	
Figure 42: Maximum turn off current versus inductance	
Figure 43: PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)	
Figure 44: PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)	
Figure 45: Rthj-amb vs PCB copper area in open box free air condition (one channel on)	
Figure 46: PowerSSO-16 thermal impedance junction ambient single pulse (one channel on)	
Figure 47: Thermal fitting model of a double-channel HSD in PowerSSO-16	
Figure 48: PowerSSO-16 package dimensions	39



# 1 Block diagram and pin description

MUX

GND 🖒

Fault

Figure 1: Block diagram

Table 1: Pin functions

Short to V<sub>CC</sub> Open-Load in OFF

Name	Function
Vcc	Battery connection.
OUTPUT <sub>0,1</sub>	Power output.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT <sub>0,1</sub>	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; it delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL <sub>0,1</sub>	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart. mode



. OUTPUT₀

GAPGCFT00313

Figure 2: Configuration diagram (top view)





Table 2: Suggested connections for unused and not connected pins

Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X (1)	Χ	X	X
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor

 $^{(1)}X$ : do not care.

## 2 Electrical specification

Figure 3: Current and voltage conventions





 $V_{Fn} = V_{OUTn} - V_{CC}$  during reverse battery condition.

## 2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3: "Absolute maximum ratings"* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

**Table 3: Absolute maximum ratings** 

Symbol	Parameter	Value	Unit
Vcc	DC supply voltage	38	V
-Vcc	Reverse DC supply voltage	0.3	V
Vссрк	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40V; $R_{\text{L}}$ = 4 $\Omega)$	40	٧
VccJs	Maximum jump start voltage for single pulse short circuit protection	28	V
-I <sub>GND</sub>	DC reverse ground pin current	200	mA
Іоит	OUTPUT <sub>0,1</sub> DC output current	Internally limited	Α
-Іоит	Reverse DC output current	29	
lin	INPUT <sub>0,1</sub> DC input current		
I <sub>SEn</sub>	SEn DC input current	4 += 40	A
I <sub>SEL</sub>	SEL <sub>0,1</sub> DC input current	-1 to 10	mA
I <sub>FR</sub>	FaultRST DC input current		
V <sub>FR</sub>	FaultRST DC input voltage	7.5	V



DocID17963 Rev 7

Symbol	Parameter	Value	Unit
1	MultiSense pin DC output current (V <sub>GND</sub> = V <sub>CC</sub> and V <sub>SENSE</sub> < 0 V)	10	A
ISENSE	MultiSense pin DC output current in reverse (Vcc < 0 V)	-20	mA
Емах	Maximum switching energy (single pulse) ( $T_{DEMAG} = 0.4 \text{ ms}$ ; $T_{jstart} = 150 \text{ °C}$ )	50	mJ
Vesd	Electrostatic discharge (JEDEC 22A-114F)  INPUT <sub>0,1</sub> MultiSense  SEn, SEL <sub>0,1</sub> , FaultRST  OUTPUT <sub>0,1</sub> Vcc	4000 2000 4000 4000 4000	V V V V
V <sub>ESD</sub>	Charge device model (CDM-AEC-Q100-011)	750	V
Tj	Junction operating temperature	-40 to 150	ုင
T <sub>stg</sub>	Storage temperature	-55 to 150	

## 2.2 Thermal data

Table 4: Thermal data

Symbol	Parameter	Typ. value	Unit
R <sub>thj-board</sub>	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) (1)(2)	5.3	
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-5) <sup>(1)(3)</sup>	57	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient (JEDEC JESD 51-7) <sup>(1)(2)</sup>	23	

#### Notes:

## 2.3 Main electrical characteristics

7 V <  $V_{CC}$  < 28 V; -40°C <  $T_j$  < 150°C, unless otherwise specified.

All typical values refer to  $V_{CC}$  = 13 V;  $T_j$  = 25°C, unless otherwise specified.

**Table 5: Power section** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vcc	Operating supply voltage		4	13	28	V
Vusd	Undervoltage shutdown				4	V
VusDReset	Undervoltage shutdown reset				5	V
VusDhyst	Undervoltage shutdown hysteresis			0.3		V
		$I_{OUT} = 3 \text{ A}; T_j = 25^{\circ}\text{C}$		31		
Ron	On-state resistance (1)	$I_{OUT} = 3 A; T_j = 150^{\circ}C$			62	mΩ
		$I_{OUT} = 3 \text{ A}; \ V_{CC} = 4 \text{ V}; \ T_j = 25^{\circ}\text{C}$			45	

8/44 DocID17963 Rev 7



<sup>(1)</sup>One channel ON.

<sup>&</sup>lt;sup>(2)</sup>Device mounted on four-layers 2s2p PCB.

 $<sup>^{(3)}</sup>$ Device mounted on two-layers 2s0p PCB with 2 cm² heatsink copper trace.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V .	Clamp voltage	$I_S = 20 \text{ mA}; 25^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$	41	46	52	V
V <sub>clamp</sub>	Clamp voltage	$I_S = 20 \text{ mA}; T_j = -40^{\circ}\text{C}$	38			V
		$V_{CC} = 13 \text{ V}; V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 25^{\circ}\text{C}$			0.5	
Іѕтву	Supply current in standby at V <sub>CC</sub> = 13 V	$V_{CC} = 13 \text{ V}; V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 85^{\circ}\text{C}$ (3)			0.5	μΑ
		$V_{CC} = 13 \text{ V}; V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 \text{ V}; V_{SEL0,1} = 0 \text{ V}; T_j = 125^{\circ}C$			3	
t <sub>D_</sub> STBY	Standby mode blanking time	$\begin{split} &V_{\text{CC}} = 13 \text{ V;} \\ &V_{\text{IN}} = V_{\text{OUT}} = V_{\text{FR}} = V_{\text{SEL0,1}} = 0 \text{ V; } V_{\text{SEn}} = 5 \text{ V} \\ &\text{to } 0 \text{ V} \end{split}$	60	300	550	μs
I <sub>S(ON)</sub>	Supply current	$V_{CC} = 13 \text{ V; } V_{SEn} = V_{FR} = V_{SEL0,1} = 0 \text{ V; } V_{IN0} = 5 \text{ V; } V_{IN1} = 5 \text{ V; } I_{OUT0} = 0 \text{ A; } I_{OUT1} = 0 \text{ A}$		5	8	mA
IGND(ON)	Control stage current consumption in ON state. All channels active.	V <sub>CC</sub> = 13 V; V <sub>SEn</sub> = 5 V; V <sub>FR</sub> = V <sub>SEL0,1</sub> = 0 V; V <sub>IN0</sub> = 5 V; V <sub>IN1</sub> = 5 V; I <sub>OUT0</sub> = 3 A; I <sub>OUT1</sub> = 3 A			12	mA
li con	Off-state output current	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 25^{\circ}\text{C}$	0	0.01	0.5	
I <sub>L(off)</sub>	at Vcc = 13 V <sup>(1)</sup>	$V_{IN} = V_{OUT} = 0 \text{ V}; V_{CC} = 13 \text{ V}; T_j = 125^{\circ}\text{C}$	0		3	μA
VF	Output - Vcc diode voltage (1)	Ιουτ = -3 A; T <sub>j</sub> = 150°C			0.7	V

Table 6: Switching

$V_{CC} = 13 \text{ V}$ ; -40°C < T <sub>j</sub> < 150°C, unless otherwise specified							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(on)</sub> (1)	Turn-on delay time at T <sub>j</sub> = 25 °C	R <sub>1</sub> = 4.3 Ω		60	120		
t <sub>d(off)</sub> <sup>(1)</sup>	Turn-off delay time at T <sub>j</sub> = 25 °C	KL = 4.5 12	10	40	100	μs	
(dVout/dt)on <sup>(1)</sup>	Turn-on voltage slope at T <sub>j</sub> = 25 °C	B 4.2.0	0.1	0.35	0.7	V/µs	
(dV <sub>OUT</sub> /dt) <sub>off</sub> <sup>(1)</sup>	Turn-off voltage slope at $T_j = 25 ^{\circ}\text{C}$ $R_L = 4.3 \Omega$		0.1	0.33	0.7	ν/μ5	
Won	Switching energy losses at turn-on (twon)	$R_L = 4.3 \Omega$	_	0.37	0.50(2)	mJ	
Woff	Switching energy losses at turn-off (twoff)	$R_L = 4.3 \Omega$		0.37	0.54(2)	mJ	
t <sub>SKEW</sub> <sup>(1)</sup>	Differential Pulse skew (tphl - tplh)	$R_L = 4.3 \Omega$	-70	-20	30	μs	

#### Notes:



<sup>(1)</sup>For each channel

<sup>&</sup>lt;sup>(2)</sup>PowerMOS leakage included.

 $<sup>\</sup>ensuremath{^{(3)}}\mbox{Parameter specified by design; not subject to production test.}$ 

<sup>(1)</sup>See Figure 6: "Switching time and Pulse skew".

<sup>&</sup>lt;sup>(2)</sup>Parameter guaranteed by design and characterization; not subject to production test.

Table 7: Logic inputs

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
INPUT <sub>0,1</sub> cl	haracteristics					
VIL	Input low level voltage				0.9	V
I <sub>IL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
VIH	Input high level voltage		2.1			V
Iн	High level input current	V <sub>IN</sub> = 2.1 V			10	μA
V <sub>I(hyst)</sub>	Input hysteresis voltage		0.2			V
V	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V
V <sub>ICL</sub>	Input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V
FaultRST o	characteristics					
V <sub>FRL</sub>	Input low level voltage				0.9	V
I <sub>FRL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μA
V <sub>FRH</sub>	Input high level voltage		2.1			V
I <sub>FRH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μΑ
$V_{\text{FR(hyst)}}$	Input hysteresis voltage		0.2			V
\/ o.	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.5	V
V <sub>FRCL</sub>	Imput ciamp voltage	$I_{IN} = -1 \text{ mA}$		-0.7		V
SEL <sub>0,1</sub> cha	racteristics (7 V < V <sub>CC</sub> < 18 V)	)				
Vsell	Input low level voltage				0.9	V
I <sub>SELL</sub>	Low level input current	V <sub>IN</sub> = 0.9 V	1			μΑ
Vselh	Input high level voltage		2.1			V
I <sub>SELH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μΑ
$V_{\text{SEL}(\text{hyst})}$	Input hysteresis voltage		0.2			V
Vselcl	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V
V SELCE	input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V
SEn chara	cteristics (7 V < V <sub>CC</sub> < 18 V)					
V <sub>SEnL</sub>	Input low level voltage				0.9	V
ISEnL	Low level input current	V <sub>IN</sub> = 0.9 V	1			μΑ
$V_{SEnH}$	Input high level voltage		2.1			V
I <sub>SEnH</sub>	High level input current	V <sub>IN</sub> = 2.1 V			10	μΑ
$V_{\text{SEn(hyst)}}$	Input hysteresis voltage		0.2			V
VsenCL	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.3		7.2	V
A SEUCT	Impat damp voltage	$I_{IN} = -1 \text{ mA}$		-0.7		\ \ \

**Table 8: Protections** 

7 V < Vcc < 18 V; -40°C < T <sub>j</sub> < 150°C								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
1	DC abort aircuit aurrant	Vcc = 13 V	40	56	90	^		
ILIMH	DC short circuit current	4 V < Vcc < 18 V <sup>(1)</sup>			80	Α		

10/44 DocID17963 Rev 7



7 V < Vcc	$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
ILIML	Short circuit current during thermal cycling	$V_{CC} = 13 \text{ V};$ $T_R < T_j < T_{TSD}$		17		А		
T <sub>TSD</sub>	Shutdown temperature		150	175	200			
$T_R$	Reset temperature (1)		T <sub>RS</sub> + 1	T <sub>RS</sub> + 7				
T <sub>RS</sub>	Thermal reset of fault diagnostic indication	V <sub>FR</sub> = 0 V; V <sub>SEn</sub> = 5 V	135			°C		
T <sub>HYST</sub>	Thermal hysteresis (T <sub>TSD</sub> - T <sub>R</sub> ) <sup>(1)</sup>			7				
$\Delta T_{J\_SD}$	Dynamic temperature	$T_j = -40$ °C; $V_{CC} = 13 \text{ V}$		60		K		
t <sub>LATCH_</sub> RST	Fault reset time for output unlatch <sup>(1)</sup>	VFR = 5 V to 0 V; V <sub>SEn</sub> = 5 V; • E.g. Cho: V <sub>IN0</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V	3	10	20	μs		
VDEMAG	Turn-off output voltage	$I_{OUT} = 2 \text{ A}; L = 6 \text{ mH}; T_j = -40^{\circ}\text{C}$	V <sub>CC</sub> - 38			٧		
V DEMAG	clamp	I <sub>OUT</sub> = 2 A; L = 6 mH; T <sub>j</sub> = 25°C to 150°C	V <sub>CC</sub> - 41	V <sub>CC</sub> - 46	V <sub>CC</sub> - 52	V		
Von	Output voltage drop limitation	Іоит = 0.35 А		20		mV		

Table 9: MultiSense

$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Vsense cl	MultiSense clamp voltage	Vsen = 0 V; Isense = 1 mA	-17		-12	V		
V SENSE_CL		V <sub>SEn</sub> = 0 V; I <sub>SENSE</sub> = -1 mA		7		V		
CurrentSense	characteristics							
K <sub>OL</sub>	lout/Isense	I <sub>OUT</sub> = 0.01 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	755					
dK <sub>cal</sub> /K <sub>cal</sub> <sup>(1)(2)</sup>	Current sense ratio drift at calibration point	$I_{OUT} = 0.01 \text{ A to } 0.05 \text{ A};$ $I_{cal} = 30 \text{ mA}; V_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-30		30	%		
K <sub>LED</sub>	lout/Isense	$I_{OUT} = 0.05 \text{ A}$ ; $V_{SENSE} = 0.5 \text{ V}$ ; $V_{SEn} = 5 \text{ V}$	970	2380	3785			
dK <sub>LED</sub> /K <sub>LED</sub> <sup>(1)(2)</sup>	Current sense ratio drift	I <sub>OUT</sub> = 0.05 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	-25		25	%		
K <sub>0</sub>	Iout/Isense	$I_{OUT} = 0.35 \text{ A}; V_{SENSE} = 0.5 \text{ V};$ $V_{SEn} = 5 \text{ V}$	1305	2060	2960			
$dK_0/K_0^{(1)(2)}$	Current sense ratio drift	I <sub>OUT</sub> = 0.35 A; V <sub>SENSE</sub> = 0.5 V; V <sub>SEn</sub> = 5 V	-20		20	%		



 $<sup>^{(1)}</sup>$ Parameter guaranteed by design and characterization; not subject to production test.

$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
<b>K</b> <sub>1</sub>	Iout/Isense	I <sub>OUT</sub> = 0.8 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	1410	1900	2620	
$dK_1/K_1^{(1)(2)}$	Current sense ratio drift	IOUT = 0.8 A; VSENSE = 4 V; VSEn = 5 V	-15		15	%
K <sub>2</sub>	lout/Isense	I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 4 V; V <sub>SEn</sub> = 5 V	1590	1885	2205	
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)(2)</sup>	Current sense ratio drift	IOUT = 2 A; VSENSE = 4 V; VSEn = 5 V	-10		10	%
<b>K</b> <sub>3</sub>	lout/Isense	IOUT = 6 A; VSENSE = 4 V; VSEn = 5 V	1745	1885	2020	
dK <sub>3</sub> /K <sub>3</sub> <sup>(1)(2)</sup>	Current sense ratio drift	IOUT = 6 A; VSENSE = 4 V; VSEn = 5 V	-5		5	%
		MultiSense disabled: V <sub>SEn</sub> = 0 V	0		0.5	
	MultiSense leakage current	MultiSense disabled: -1 V < V <sub>SENSE</sub> < 5 V <sup>(1)</sup>	-0.5		0.5	
Isenseo		MultiSense enabled: V <sub>SEn</sub> = 5 V; All channels ON; I <sub>OUTX</sub> = 0 A; Chx diagnostic selected;  • E.g. Ch <sub>0</sub> :  V <sub>IN0</sub> = 5 V; V <sub>IN1</sub> = 5 V;  V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V;  I <sub>OUT0</sub> = 0 A; I <sub>OUT1</sub> = 3 A	0		2	μΑ
		MultiSense enabled: V <sub>SEn</sub> = 5 V; Chx OFF; Chx diagnostic selected: • E.g. Ch <sub>0</sub> : V <sub>IN0</sub> = 0 V; V <sub>IN1</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT1</sub> = 3 A	0		2	
Vout_msp <sup>(1)</sup>	Output Voltage for MultiSense shutdown	V <sub>SEn</sub> = 5 V; R <sub>SENSE</sub> = 2.7 kΩ; • E.g. Ch <sub>0</sub> : V <sub>IN0</sub> = 5 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT0</sub> = 3 A		5		V
V <sub>SENSE_SAT</sub>	Multisense saturation voltage	$\begin{split} &V_{CC} = 7 \; V; \; R_{SENSE} = 2.7 \; k\Omega; \\ &V_{SEn} = 5 \; V; \; V_{IN0} = 5 \; V; \; V_{SEL0} = 0 \; V; \\ &V_{SEL1} = 0 \; V; \; I_{OUT0} = 9 \; A; \; T_j = 150 ^{\circ}C \end{split}$	5			٧
ISENSE_SAT <sup>(1)</sup>	CS saturation current	$V_{CC} = 7 \text{ V}; V_{SENSE} = 4 \text{ V}; V_{IN0} = 5 \text{ V}; \\ V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; \\ V_{SEL1} = 0 \text{ V}; \\ T_{j} = 150^{\circ}\text{C}$	4			mA
Iout_sat <sup>(1)</sup>	Output saturation current	$V_{CC} = 7 \text{ V}; V_{SENSE} = 4 \text{ V}; V_{IN0} = 5 \text{ V}; \\ V_{SEn} = 5 \text{ V}; V_{SEL0} = 0 \text{ V}; \\ V_{SEL1} = 0 \text{ V}; \\ T_{j} = 150^{\circ}\text{C}$	8			Α
OFF-state dia	gnostic	•				

57

7 V < Vcc < 18	V; -40°C < T <sub>j</sub> < 150°C					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vol	OFF-state open-load voltage detection threshold	V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> OFF; Ch <sub>X</sub> diagnostic selected • E.g: Ch <sub>0</sub> V <sub>IN0</sub> = 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V	2	3	4	V
I <sub>L(off2)</sub>	OFF-state output sink current	$V_{IN} = 0 \text{ V; } V_{OUT} = V_{OL};$ $T_j = -40^{\circ}\text{C to } 125^{\circ}\text{C}$	-100		-15	μA
tdstkon	OFF-state diagnostic delay time from falling edge of INPUT (see Figure 9: "TDSTKON")	V <sub>SEn</sub> = 5 V; Ch <sub>X</sub> ON to OFF transition; Ch <sub>X</sub> diagnostic selected • E.g: Ch <sub>0</sub> V <sub>IN0</sub> = 5 V to 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; I <sub>OUT0</sub> = 0 A; V <sub>OUT</sub> = 4 V	100	350	700	μs
t <sub>D_OL_V</sub>	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn	$\begin{aligned} & V_{\text{IN0}} = 0 \text{ V}; \text{ V}_{\text{IN1}} = 0 \text{ V}; \text{ V}_{\text{FR}} = 0 \text{ V}; \\ & V_{\text{SEL0}} = 0 \text{ V}; \text{ V}_{\text{SEL1}} = 0 \text{ V}; \\ & V_{\text{OUT0}} = 4 \text{ V}; \text{ V}_{\text{SEn}} = 0 \text{ V to 5 V} \end{aligned}$			60	μs
tp_vol	OFF-state diagnostic delay time from rising edge of Vout	V <sub>SEn</sub> = 5 V; Chx OFF; Chx diagnostic selected • E.g: Ch <sub>0</sub> V <sub>IN0</sub> = 0 V; V <sub>SEL0</sub> = 0 V; V <sub>SEL1</sub> = 0 V; V <sub>OUT</sub> = 0 V to 4 V		5	30	μs
Chip temperate	ture analog feedback					
		$\begin{split} &V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V;} \\ &V_{SEL1} = 5 \text{ V; } V_{IN0,1} = 0 \text{ V;} \\ &R_{SENSE} = 1 \text{ k}\Omega; T_j = -40^{\circ}\text{C} \end{split}$	2.325	2.41	2.495	V
V <sub>SENSE_TC</sub>	MultiSense output voltage proportional to chip temperature	$\begin{split} &V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V;} \\ &V_{SEL1} = 5 \text{ V; } V_{IN0,1} = 0 \text{ V;} \\ &R_{SENSE} = 1 \text{ k}\Omega; T_j = 25^{\circ}\text{C} \end{split}$	1.985	2.07	2.155	V
		$\begin{split} &V_{SEn} = 5 \text{ V; } V_{SEL0} = 0 \text{ V;} \\ &V_{SEL1} = 5 \text{ V; } V_{IN0,1} = 0 \text{ V;} \\ &R_{SENSE} = 1 \text{ k}\Omega; T_j = 125 ^{\circ}\text{C} \end{split}$	1.435	1.52	1.605	V
dVsense_tc/dT	Temperature coefficient	T <sub>j</sub> = -40°C to 150°C		-5.5		mV/K
Transfer function	on	$V_{SENSE\_TC}(T) = V_{SENSE\_TC}(T_0) + dV_{SE}$	ENSE_TC	/ dT *	(T - T <sub>0</sub>	)
V <sub>CC</sub> supply vo	Itage analog feedback					
Vsense_vcc	MultiSense output voltage proportional to V <sub>CC</sub> supply voltage	$\begin{split} &V_{CC} = 13 \text{ V; } V_{SEn} = 5 \text{ V; } V_{SEL0} = 5 \text{ V;} \\ &V_{SEL1} = 5 \text{ V; } V_{IN0,1} = 0 \text{ V;} \\ &R_{SENSE} = 1  k\Omega \end{split}$	3.16	3.23	3.3	V
Transfer function	on <sup>(3)</sup>	Vsense_vcc = Vcc / 4				
Fault diagnos	Fault diagnostic feedback (see Table 10: "Truth table")					

$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vsenseh	MultiSense output voltage in fault condition	$\begin{aligned} &\text{Vcc} = 13 \text{ V; Rsense} = 1 \text{ k}\Omega; \\ \bullet & \text{E.g: Ch}_0 \text{ in open load} \\ &\text{Vin0} = 0 \text{ V; Vsen} = 5 \text{ V;} \\ &\text{VseL0} = 0 \text{ V; Vsel1} = 0 \text{ V;} \\ &\text{Iouto} = 0 \text{ A; Vout} = 4 \text{ V} \end{aligned}$	5		6.6	V
Isenseh	MultiSense output current in fault condition	Vcc = 13 V; Vsense = 5 V	7	20	30	mA
MultiSense ti	mings (current sense n	node - see Figure 7: "MultiSense ti	mings	(curre	nt sen	se
t <sub>DSENSE1</sub> H	Current sense settling time from rising edge of SEn	$\begin{aligned} &V_{\text{IN}} = 5 \text{ V; } V_{\text{SEn}} = 0 \text{ V to 5 V;} \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega; \text{ RL} = 4.3 \Omega \end{aligned}$			60	μs
t <sub>DSENSE1L</sub>	Current sense disable delay time from falling edge of SEn	$V_{IN} = 5 \text{ V}; V_{SEn} = 5 \text{ V to 0 V};$ $R_{SENSE} = 1 \text{ k}\Omega; R_L = 4.3 \Omega$		5	20	μs
t <sub>DSENSE2H</sub>	Current sense settling time from rising edge of INPUT	$\begin{aligned} &V_{IN} = 0 \; V \; to \; 5 \; V; \; V_{SEn} = 5 \; V; \\ &R_{SENSE} = 1 \; k \Omega; \; R_{L} = 4.3 \; \Omega \end{aligned}$		100	250	μs
∆t <sub>DSENSE2H</sub>	Current sense settling time from rising edge of Iout (dynamic response to a step change of Iout)	$V_{\text{IN}} = 5 \text{ V}; V_{\text{SEn}} = 5 \text{ V};$ $R_{\text{SENSE}} = 1 \text{ k}\Omega; \text{ Isense} = 90 \text{ % of }$ $I_{\text{SENSEMAX}}; R_{\text{L}} = 4.3 \Omega$			100	μs
t <sub>DSENSE2L</sub>	Current sense turn-off delay time from falling edge of INPUT	$V_{IN} = 5$ V to 0 V; $V_{SEn} = 5$ V; $R_{SENSE} = 1$ k $\Omega$ ; $R_L = 4.3$ $\Omega$		50	250	μs
	mings (chip temperatur and VCC sense mode)"	re sense mode - see <i>Figure 8: "Mul</i> )	ltisens	e timi	ngs (cl	hip
t <sub>DSENSE3H</sub>	V <sub>SENSE_TC</sub> settling time from rising edge of SEn	$V_{SEn} = 0 \text{ V to 5 V; } V_{SEL0} = 0 \text{ V;}$ $V_{SEL1} = 5 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega$			60	μs
t <sub>DSENSE3L</sub>	V <sub>SENSE_TC</sub> disable delay time from falling edge of SEn	$V_{SEn} = 5 \text{ V to } 0 \text{ V; } V_{SEL0} = 0 \text{ V;}$ $V_{SEL1} = 5 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega$			20	μs
	mings (V <sub>CC</sub> voltage sen and VCC sense mode)"	se mode - see <i>Figure 8: "Multisens</i> )	se timi	ngs (c	hip	
t <sub>DSENSE4H</sub>	Vsense_vcc settling time from rising edge of SEn	$V_{SEn} = 0$ V to 5 V; $V_{SEL0} = 5$ V; $V_{SEL1} = 5$ V; $R_{SENSE} = 1$ k $\Omega$			60	μs
tDSENSE4L	V <sub>SENSE_VCC</sub> disable delay time from falling edge of SEn	$V_{SEn} = 5 \text{ V to } 0 \text{ V; } V_{SEL0} = 5 \text{ V;}$ $V_{SEL1} = 5 \text{ V; } R_{SENSE} = 1 \text{ k}\Omega$			20	μs
MultiSense ti	mings (Multiplexer tran	sition times) (4)				
t <sub>D_XtoY</sub>	MultiSense transition delay from Ch <sub>X</sub> to Ch <sub>Y</sub>	$\begin{split} &V_{\text{INO}} = 5 \text{ V}; \text{ V}_{\text{IN1}} = 5 \text{ V}; \text{ V}_{\text{SEn}} = 5 \text{ V}; \\ &V_{\text{SEL1}} = 0 \text{ V}; \text{ V}_{\text{SEL0}} = 0 \text{ V to 5 V}; \\ &I_{\text{OUT0}} = 0 \text{ A}; I_{\text{OUT1}} = 3 \text{ A}; \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			20	μs

14/44 DocID17963 Rev 7

7 V < Vcc < 18	$7 \text{ V} < \text{V}_{CC} < 18 \text{ V}; -40^{\circ}\text{C} < \text{T}_{j} < 150^{\circ}\text{C}$								
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
t <sub>D_CSto</sub> TC	MultiSense transition delay from current sense to T <sub>C</sub> sense	$\begin{split} &V_{\text{INO}} = 5 \text{ V}; \text{ V}_{\text{SEn}} = 5 \text{ V}; \text{ V}_{\text{SEL0}} = 0 \text{ V}; \\ &V_{\text{SEL1}} = 0 \text{ V to 5 V}; \text{ I}_{\text{OUT0}} = 1.5 \text{ A}; \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			60	μs			
t <sub>D_TCto</sub> Cs	MultiSense transition delay from T <sub>C</sub> sense to current sense	$\begin{split} &V_{\text{INO}} = 5 \text{ V}; \text{ V}_{\text{SEn}} = 5 \text{ V}; \text{ V}_{\text{SEL0}} = 0 \text{ V}; \\ &V_{\text{SEL1}} = 5 \text{ V to 0 V}; \text{ I}_{\text{OUT0}} = 1.5 \text{ A}; \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			20	μs			
t <sub>D_</sub> cs <sub>to</sub> vcc	MultiSense transition delay from current sense to V <sub>CC</sub> sense	$\begin{split} &V_{\text{IN1}} = 5 \text{ V}; \text{ V}_{\text{SEn}} = 5 \text{ V}; \text{ V}_{\text{SEL0}} = 5 \text{ V}; \\ &V_{\text{SEL1}} = 0 \text{ V to 5 V}; \text{ I}_{\text{OUT1}} = 1.5 \text{A}; \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			60	μs			
tp_vcctocs	MultiSense transition delay from V <sub>CC</sub> sense to current sense	$\begin{split} &V_{\text{IN1}} = 5 \text{ V; } V_{\text{SEn}} = 5 \text{ V; } V_{\text{SEL0}} = 5 \text{ V; } \\ &V_{\text{SEL1}} = 5 \text{ V to 0 V; } I_{\text{OUT1}} = 1.5 \text{ A; } \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			20	μs			
t <sub>D_TCto</sub> vcc	MultiSense transition delay from T <sub>C</sub> sense to V <sub>CC</sub> sense	$\begin{split} &V_{CC}=13~V;~T_{J}=125^{\circ}C;~V_{SEn}=5~V;\\ &V_{SEL0}=0~V~to~5~V;~V_{SEL1}=5~V;\\ &R_{SENSE}=1~k\Omega \end{split}$			20	μs			
t <sub>D_</sub> vcc <sub>to</sub> тc	MultiSense transition delay from V <sub>CC</sub> sense to T <sub>C</sub> sense	$\begin{split} &V_{CC}=13~V;~T_{J}=125^{\circ}C;~V_{SEn}=5~V;\\ &V_{SEL0}=5~V~to~0~V;~V_{SEL1}=5~V;\\ &R_{SENSE}=1~k\Omega \end{split}$			20	μs			
t <sub>D_</sub> CStoVSENSEH	MultiSense transition delay from stable current sense on Chx to Vsenseh on Chy	$\begin{split} &V_{\text{IN0}} = 5 \text{ V}; \text{ V}_{\text{IN1}} = 0 \text{ V}; \text{ V}_{\text{SEn}} = 5 \text{ V}; \\ &V_{\text{SEL1}} = 0 \text{ V}; \text{ V}_{\text{SEL0}} = 0 \text{ V to 5 V}; \\ &I_{\text{OUT0}} = 3 \text{ A}; \text{ V}_{\text{OUT1}} = 4 \text{ V}; \\ &R_{\text{SENSE}} = 1 \text{ k}\Omega \end{split}$			20	μs			

 $<sup>\</sup>ensuremath{^{(4)}}\textsc{Transition}$  delay are measured up to +/- 10% of final conditions.




Figure 4: IOUT/ISENSE versus IOUT

577

Docl<u>D17963</u> Rev 7


 $<sup>^{(1)}</sup>$ Parameter guaranteed by design and characterization; not subject to production test.


 $<sup>^{(2)}</sup>AII$  values refer to Vcc = 13 V;  $T_j$  = 25°C, unless otherwise specified.

 $<sup>^{(3)}</sup>V_{CC}$  sensing and  $T_{C}$  sensing are referred to GND potential.

Current sense uncalibrated precision **%** 30 Current sense calibrated precision I<sub>OUT</sub> [A] GAPGCFT01283

Figure 5: Current sense accuracy versus IOUT





IN1

SEN Low

High

SEL0 Low

High

SEL1 Low

CURRENT SENSE

tobsense1h


tobsense2h

tobsense1h

tobsense2h

GAPGCFT00318

Figure 7: MultiSense timings (current sense mode)






Figure 9: TDSTKON

V<sub>INPUT</sub>

V<sub>OUT</sub>

V<sub>OUT</sub>

V<sub>OUT</sub>

Author

GAPG2609141140CFT

Table 10: Truth table

Mode	Conditions	INx	FR	SEn	SELx	OUTx	MultiSense	Comments
Standby	All logic inputs low	ш		L	L	L	Hi-Z	Low quiescent current consumption
		┙	Х			L	See (1)	
Normal	Nominal load connected;	Н	L	Se	e <sup>(1)</sup>	Н	See (1)	Outputs configured for auto-restart
	T <sub>j</sub> < 150 °C	Ι	Ι			Ι	See (1)	Outputs configured for Latch-off
			X			L	See (1)	
Overload	Overload or short to GND causing:  T <sub>j</sub> > T <sub>TSD</sub> or	Η	L	Se	e <sup>(1)</sup>	Н	See (1)	Output cycles with temperature hysteresis
	$\Delta T_j > \Delta T_{j\_SD}$	I	Н	]		L	See (1)	Output latches-off
Undervoltage	Vcc < V <sub>USD</sub> (falling)	X	X	Х	X		Hi-Z Hi-Z	Re-start when Vcc > Vusp + Vusphyst (rising)
OFF-state	Short to Vcc	L	Х	0.0	- (1)	Н	See (1)	
diagnostics	Open-load	L	Χ	See (1)		Н	See (1)	External pull-up
Negative output voltage	Inductive loads turn-off	L	X	Se	e <sup>(1)</sup>	< 0 V	See <sup>(1)</sup>	


<sup>(1)</sup>Refer to *Table 11: "MultiSense multiplexer addressing"* 

Table 11: MultiSense multiplexer addressing

	Table 111 manuscrice maniplexer addressing									
					MultiSense output					
SEn	SEL <sub>1</sub>	SEL <sub>0</sub>	MUX channel	Nomal mode Overload		OFF-state diag.	Negative output			
L	X	X		Hi-Z						
Н	L	L	Channel 0 diagnostic	Isense = 1/K * Iouto	Vsense = Vsenseh	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Hi-Z			
Н	L	Н	Channel 1 diagnostic	I <sub>SENSE</sub> = 1/K * I <sub>OUT1</sub>	V <sub>SENSE</sub> = V <sub>SENSEH</sub>	Vsense = Vsenseh	Hi-Z			
Н	Н	L	T <sub>CHIP</sub> Sense	Vsense = Vsense_tc						
Н	Н	Н	V <sub>CC</sub> Sense	V <sub>SENSE</sub> = V <sub>SENSE_VCC</sub>						

## 2.4 Waveforms

Figure 10: Latch functionality - behavior in hard short circuit condition (TAMB << TTSD)



577

 $<sup>^{(1)}</sup>$ Example 2: FR = 1; IN<sub>0</sub> = 0; OUT<sub>0</sub> = latched,  $V_{OUT0} > V_{OL}$ ; MUX channel = channel 0 diagnostic; Mutisense =  $V_{SENSEH}$ 

<sup>(2)</sup> Example 1: FR = 1; IN<sub>0</sub> = 0; OUT<sub>0</sub> = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0

<sup>&</sup>lt;sup>(3)</sup>In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic.

Logic High Sense Enable

Logic High Input

Logic High Input

Logic High Input

Logic High Input

Trising Internal Shut Down Own Owing In AutoRestart mode

Tamb Logic In AutoRestart mode

Tamb Logic In AutoRestart mode

Tamb Internal Fault Detection

Hard Short Circuit Vout<5V Vout<5V Vout<5V Vout<5V Multisense Voltage

Figure 11: Latch functionality - behavior in hard short circuit condition

Figure 12: Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)




Figure 13: Standby mode activation







Figure 14: Standby state diagram





577


## 2.5 Electrical characteristics curves
















































4









Protections VND7030AJ-E

## 3 Protections

## 3.1 Power limitation

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing  $\Delta T_j$  through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as  $\Delta T_j$  exceeds the safety level of  $\Delta T_{j\_SD}$ . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

### 3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to  $T_R$  (FaultRST = Low) or remains off (FaultRST = High).

#### 3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, ILIMH, by operating the output power MOSFET in the active region.

## 3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches a negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V<sub>DEMAG</sub>, allowing the inductor energy to be dissipated without damaging the device.



# 4 Application information

+5V OUT Rprot INPUT Rprot Logic Rprot Rprot OUTPUT Rprot ADC in Multisens Cext Rsense OUT GND GAPG0810141031CFT

Figure 35: Application diagram

## 4.1 GND protection network against reverse battery




Figure 36: Simplified internal structure

577

DocID17963 Rev 7

## 4.1.1 Diode (DGND) in the ground line

A resistor (typ.  $R_{GND}$  = 4.7 k $\Omega$ ) should be inserted in parallel to  $D_{GND}$  if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (≈600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

## 4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the  $V_{\rm CC}$  pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in *Table 12: "ISO 7637-2 - electrical transient conduction along supply line"*.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through Vcc and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Table 12: ISO 7637-2 - electrical transient conduction along supply line							
Test Pulse 2011(E)	level with	e severity n Status II performance itus	Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance	
	Level	Us <sup>(1)</sup>	ume				
1	III	-112V	500 pulses	0,5 s		2ms, 10Ω	
2a	=	+55V	500 pulses	0,2 s	5 s	50μs, 2Ω	
3a	IV	-220V	1h	90 ms	100 ms	0.1μs, 50Ω	
3b	IV	+150V	1h	90 ms	100 ms	0.1μs, 50Ω	
4 (2)	IV	-7V	1 pulse			100ms, 0.01Ω	
Load dum	p according	to ISO 16750	)-2:2010				
Test B (3)		40V	5 pulse	1 min		400ms, 2Ω	

Table 12: ISO 7637-2 - electrical transient conduction along supply line

#### Notes:

## 4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the  $V_{CC}$  line, the control pins will be pulled negative. ST suggests to insert a resistor ( $R_{prot}$ ) in line both to prevent the microcontroller I/O pins to latch-up and to protect the HSD inputs.

28/44 DocID17963 Rev 7



<sup>(1)</sup>U<sub>S</sub> is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

<sup>(2)</sup>Test pulse from ISO 7637-2:2004(E).

 $<sup>^{(3)}</sup>$ With 40 V external suppressor referred to ground (-40°C <  $T_i$  < 150°C).

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

### **Equation**

 $V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$ 

Calculation example:

For  $V_{CCpeak} = -150 \text{ V}$ ;  $I_{latchup} \ge 20 \text{ mA}$ ;  $V_{OH\mu C} \ge 4.5 \text{ V}$ 

 $7.5 \text{ k}\Omega \leq R_{prot} \leq 140 \text{ k}\Omega.$ 

Recommended values:  $R_{prot} = 15 \text{ k}\Omega$ 

## 4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (MultiSense) delivering the following signals:

- Current monitor: current mirror of channel output current
- V<sub>CC</sub> monitor: voltage propotional to V<sub>CC</sub>
- T<sub>CASE</sub>: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *MultiSense multiplexer* addressing Table.





Figure 37: MultiSense and diagnostic - block diagram

**57**/

DocID17963 Rev 7

## 4.4.1 Principle of Multisense signal generation

Figure 38: MultiSense block diagram



#### **Current monitor**

When current mode is selected in the MultiSense, this output is capable to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage Vsenseh

The current delivered by the current sense circuit, I<sub>SENSE</sub>, can be easily converted to a voltage V<sub>SENSE</sub> by using an external sense resistor, R<sub>SENSE</sub>, allowing continuous load monitoring and abnormal condition detection.

#### Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention),  $V_{\text{SENSE}}$  calculation can be done using simple equations

Current provided by MultiSense output:  $I_{SENSE} = I_{OUT}/K$ 

Voltage on R<sub>SENSE</sub>:  $V_{SENSE} = R_{SENSE} \cdot I_{SENSE} = R_{SENSE} \cdot I_{OUT}/K$ 

Where:

- V<sub>SENSE</sub> is voltage measurable on R<sub>SENSE</sub> resistor
- Isense is current provided from MultiSense pin in current output mode

30/44 DocID17963 Rev 7



- I<sub>OUT</sub> is current flowing through output
- K factor represents the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying ratio between IOUT and ISENSE.

#### Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the MultiSense pin which is switched to a "current limited" voltage source, V<sub>SENSEH</sub>.

In any case, the current sourced by the MultiSense in this condition is limited to Isenseh.

The typical behavior in case of overload or hard short circuit is shown in *Waveforms* section.




Figure 39: Analogue HSD - open-load detection in off-state

**\7**/

 $V_{SENSE}$  Open-load  $V_{SENSE} = 0$   $V_{SENSE} = 0$   $V_{SENSE}$   $Short to V_{CC}$   $V_{SENSE}$   $V_{SENSE}$ 

Figure 40: Open-load / short to VCC condition

Table 13: MultiSense pin levels in off-state

Condition	Output	MultiSense	SEn
	V> V	Hi-Z	L
Open-load	$V_{OUT} > V_{OL}$	Vsenseh	Н
	Varia d'Vari	Hi-Z	L
	Vout < Vol	0	Н
Short to Vcc	Maria Mari	Hi-Z	L
Short to ACC	Vout > Vol	Vsenseh	Н
Nominal	W .W	Hi-Z	L
inominai	V <sub>OUT</sub> < V <sub>OL</sub>	0	Н

## 4.4.2 TCASE and VCC monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because of a voltage shift is generated between device GND and the microcontroller input GND reference.

Figure 41: "GND voltage shift" shows link between V<sub>MEASURED</sub> and real V<sub>SENSE</sub> signal.

Multisense voltage mode

- Vsenseh

- Vcc monitor

- Tcase monitor

Reprort

To uc ADC

GAPGCFT01136

Figure 41: GND voltage shift

#### V<sub>CC</sub> monitor

Battery monitoring channel provides V<sub>SENSE</sub> = V<sub>CC</sub> / 4.

#### **Case temperature monitor**

Case temperature monitor is capable to provide information about the actual device temperature. Since a diode is used for temperature sensing, the following equation describes the link between temperature and output V<sub>SENSE</sub> level:

$$V_{SENSE\_TC}(T) = V_{SENSE\_TC}(T_0) + dV_{SENSE\_TC} / dT * (T - T_0)$$

where dV<sub>SENSE\_TC</sub> / dT ~ typically -5.5 mV/K (for temperature range (-40 °C to 150 °C).

## 4.4.3 Short to VCC and OFF-state open-load detection

### Short to Vcc

A short circuit between V<sub>CC</sub> and output is indicated by the relevant current sense pin set to V<sub>SENSEH</sub> during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

## OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor  $R_{PU}$  connecting the output to a positive supply voltage  $V_{PU}$ .

It is preferable V<sub>PU</sub> to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

 $R_{PU}$  must be selected in order to ensure  $V_{OUT} > V_{OLmax}$  in accordance with the following equation:

47/

DocID17963 Rev 7

## **Equation**

$$R_{_{PU}} < \frac{V_{_{PU}} - 4}{I_{L(off2)min @ 4V}}$$



Downloaded from Arrow.com.

# 5 Maximum demagnetization energy (VCC = 16 V)

Maximum turn off current versus inductance

100

10 BA

10 Single Pulse
Repetitive pulseTjstart = 100°C
Repetitive pulseTjstart = 125°C

10 CAPGCFT01278

Figure 42: Maximum turn off current versus inductance



Values are generated with  $R_L = 0 \Omega$ .

In case of repetitive pulses,  $T_{jstart}$  (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

577

# 6 Package and PCB thermal data

## 6.1 PowerSSO-16 thermal data

Figure 43: PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)




Figure 44: PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 14: PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm <sup>2</sup> or 8 cm <sup>2</sup>

**577** 

36/44 DocID17963 Rev 7






Figure 45: Rthj-amb vs PCB copper area in open box free air condition (one channel on)





Equation: pulse calculation formula


$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$$

where  $\delta = t_P/T$ 



DocID17963 Rev 7

Figure 47: Thermal fitting model of a double-channel HSD in PowerSSO-16





The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

**Table 15: Thermal parameters** 

Area/island (cm²)	Footprint	2	8	4L
R1 = R7 (°C/W)	1.8			
R2 = R8 (°C/W)	2			
R3 (°C/W)	7	7	7	5
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 = C7 (W.s/°C)	0.00065			
C2 = C8 (W.s/°C)	0.03			
C3 (W.s/°C)	0.15			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

VND7030AJ-E Package information

# 7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 7.1 PowerSSO-16 package information




Figure 48: PowerSSO-16 package dimensions

Table 16: PowerSSO-16 mechanical data

	Millimeters			
Symbol	Min.	Тур.	Max.	
Θ	0°		8°	
Θ1	0°			
Θ2	5°		15°	
Θ3	5°		15°	
А			1.70	
A1	0.00		0.10	
A2	1.10		1.60	
b	0.20		0.30	
b1	0.20	0.25	0.28	
С	0.19		0.25	
c1	0.19	0.20	0.23	
D		4.9 BSC		
D1	3.60		4.20	
е		0.50 BSC		
Е		6.00 BSC		
E1	3.90 BSC			
E2	1.90		2.50	
h	0.25		0.50	
L	0.40	0.60	0.85	
L1	1.00 REF			
N	16			
R	0.07			
R1	0.07			
S	0.20			
	Tolerance of fo	orm and position		
aaa		0.10		
bbb		0.10		
ccc		0.08		
ddd	0.08			
eee		0.10		
fff	0.10			
999	0.15			

40/44 DocID17963 Rev 7

VND7030AJ-E Order codes

## 8 Order codes

**Table 17: Device summary** 

Package	Order codes		
Раскауе	Tube	Tape and reel	
PowerSSO-16	VND7030AJ-E	VND7030AJTR-E	

Revision history VND7030AJ-E

# 9 Revision history

**Table 18: Document revision history** 

Date	Revision	Changes	
01-Jun-2012	1	Initial release.	
17-Oct-2012	2	Updated Features list.  Updated following tables:  Table 1: "Pin functions"  Table 2: "Suggested connections for unused and not connected pins"  Table 3: "Absolute maximum ratings":  VCCPK, VCCJS: added rows Isense: updated parameter description and value  VCC, VESD: updated values  - VSENSE: removed row  Emax:uodated parameter  Table 4: "Thermal data"  Table 5: "Power section":  VUSDReset, Igdny(on): added row  Vclamp, tb_STBY, Ron: updated values  Table 6: "Switching"  Table 7: "Logic inputs":  VICL, VSELCL, VSENCL: updated maximum value  Table 8: "Protections":  ILIMH: added note and updated values  TR: added note  tLATH_RST, VDEMAG: updated values  Table 9: "MultiSense":  VSENSE_CL, KoL, KLED, Ko, K1, K2, K3, IL(oli2), IDSTKON, ID_OL, VSENSE_TC, VSENSE_VCC, VSENSE, ILISENSEH, ISENSEH, IDSENSEH, IDSENSEH, IDDT_SAT, ID_OL_V: added row  ISENSEO, IDSENSEH, IDSENSEH, IDSENSESH, IDDT_SAT, ID_OL_V: added row  ISENSEO, IDSENSEH, IDSENSE	

VND7030AJ-E Revision history

Date	Revision	Changes	
		Table 2: "Suggested connections for unused and not connected pins"	
		Table 3: "Absolute maximum ratings":	
		<ul> <li>V<sub>CCPK</sub>, V<sub>ESD</sub>: updated parameter</li> <li>I<sub>SENSE</sub>: updated value</li> <li>E<sub>MAX</sub>: updated parameter and value</li> </ul>	
		Table 4: "Thermal data"	
		Table 6: "Switching":	
		• (dV <sub>OUT</sub> /dt)on, W <sub>ON</sub> , W <sub>OFF</sub> : updated typical values	
		Table 9: "MultiSense":	
		<ul> <li>dK<sub>cal</sub>/K<sub>cal</sub>: added row</li> <li>dK<sub>LED</sub>/K<sub>LED</sub>, K<sub>0</sub>, K<sub>1</sub>, dK<sub>1</sub>/K<sub>1</sub>: updated values</li> <li>V<sub>SENSE_TC</sub>: updated test conditions and values</li> <li>V<sub>SENSE_VCC</sub>, V<sub>SENSEH</sub>: updated test conditions</li> </ul>	
		Added Figure 4: "IOUT/ISENSE versus IOUT" and Figure 5: "Current sense accuracy versus IOUT"	
17-Jun-2013	3	Updated Table 11: "MultiSense multiplexer addressing"	
		Removed Table: Electrical transient requirements (part 1/3), Table: Electrical transient requirements (part 2/3) and Table: Electrical transient requirements (part 1/3)	
		Added Section 2.5: "Electrical characteristics curves"	
		Updated Section 3.1: "Power limitation", Section 3.2: "Thermal shutdown", Section 3.4: "Negative voltage clamp" and Section 4.1.1: "Diode (DGND) in the ground line"	
		Removed Section: Load dump protection	
		Added Section 4.2: "Immunity against transient electrical disturbances"	
		Updated Section 4.4.1: "Principle of Multisense signal generation"	
		Updated Figure 39: "Analogue HSD – open-load detection in off-state"	
		Updated Table 13: "MultiSense pin levels in off-state"	
		Updated Figure 41: "GND voltage shift"	
		Added Section 5: "Maximum demagnetization energy (VCC = 16 V)"  Updated Section 6: "Package and PCB thermal data" and Section 7:	
		"Package information"	
20-Sep-2013	4	Updated disclaimer	
09-Jun-2014	5	Updated Section 7.1: "PowerSSO-16 package information"	
14-Oct-2014	6	Updated Table 16: "PowerSSO-16 mechanical data"	
04-May-2015	7	Updated Table 15: "Thermal parameters"	

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

