Contents

1	Block	diagram and pin description6
2	Elect	rical specification
	2.1	Absolute maximum ratings
	2.2	Thermal data
	2.3	Main electrical characteristics 10
	2.4	Waveforms
	2.5	Electrical characteristics curves 24
3	Prote	ctions
	3.1	Power limitation
	3.2	Thermal shutdown
	3.3	Current limitation
	3.4	Negative voltage clamp 28
4	Appli	cation information
	4.1	GND protection network against reverse battery
		4.1.1 Diode (DGND) in the ground line
	4.2	Immunity against transient electrical disturbances
	4.3	MCU I/Os protection 31
	4.4	Multisense - analog current sense
		4.4.1 Principle of Multisense signal generation
		4.4.2 T_{CASE} and V_{CC} monitor
		4.4.3 Short to VCC and OFF-state open-load detection
	4.5	Maximum demagnetization energy ($V_{CC} = 16 \text{ V}$)
5	Packa	age and PCB thermal data 38
	5.1	PowerSSO-16 thermal data 38
6	Packa	age information
	6.1	ECOPACK [®]
	6.2	PowerSSO-16 package information 41



7	Order codes	;
8	Revision history	ŀ

List of tables

Table 1.	Pin functions
Table 2.	Suggested connections for unused and not connected pins
Table 3.	Absolute maximum ratings 8
Table 4.	Thermal data9
Table 5.	Power section
Table 6.	Switching (V_{CC} = 13 V; -40°C < T _i < 150°C, unless otherwise specified)11
Table 7.	Logic Inputs $(7 V < V_{CC} < 28 V; -40 °C < T_{j} < 150 °C)$
Table 8.	Protections (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C)
Table 9.	MultiSense (7 V < V_{CC} < 18 V; -40°C < T_{i} < 150°C)
Table 10.	Truth table
Table 11.	MultiSense multiplexer addressing
Table 12.	ISO 7637-2 - electrical transient conduction along supply line
Table 13.	Multisense pin levels in off-state
Table 14.	PCB properties
Table 15.	Thermal parameters
Table 16.	PowerSSO-16 mechanical data
Table 17.	Device summary
Table 18.	Document revision history



List of figures

Figure 1.	Block diagram	. 6
Figure 2.	Configuration diagram (top view)	. 7
Figure 3.	Current and voltage conventions	. 8
Figure 4.	I _{OUT} /I _{SENSE} versus I _{OUT}	17
Figure 5.	Current sense accuracy versus I _{OUT}	17
Figure 6.	Switching times and Pulse skew	18
Figure 7.	MultiSense timings (current sense mode)	18
Figure 8.	Multisense timings (chip temperature and VCC sense mode)	
Figure 9.	T _{DSTKON}	19
Figure 10.	Latch functionality - behavior in hard short circuit condition (T _{AMB} << T _{TSD})	21
Figure 11.	Latch functionality - behavior in hard short circuit condition	21
Figure 12.	Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off) 2	22
Figure 13.	Standby mode activation	22
Figure 14.	Standby state diagram	23
Figure 15.	OFF-state output current	24
Figure 16.	Standby current	24
Figure 17.	I _{GND(ON)} vs. I _{out}	24
Figure 18.	Logic input high level voltage	
Figure 19.	Logic input low level voltage	
Figure 20.	High level logic input current.	
Figure 21.	Low level logic input current	
Figure 22.	Logic Input hysteresis voltage	
Figure 23.	FaultRST Input clamp voltage	
Figure 24.	Undervoltage shutdown	
Figure 25.	On-state resistance vs. T _{case}	
Figure 26.	On-state resistance vs. V _{CC}	
Figure 27.	Turn-on voltage slope	
Figure 28.	Turn-off voltage slope	
Figure 29.	Won vs. T _{case}	
Figure 30.	Woff vs. T _{case}	
Figure 31.	I_{LIMH} vs. T_{case}	
Figure 32.	OFF-state open-load voltage detection threshold.	
Figure 33.	V _{sense} clamp vs. T _{case}	
Figure 34.	V _{senseh} vs. T _{case}	
Figure 35.	Application diagram	
Figure 36.	Simplified internal structure	
Figure 37.	Multisense and diagnostic – block diagram	
Figure 38.	Multisense block diagram	
Figure 39.	Analogue HSD – open-load detection in off-state.	
Figure 40.	Open-load / short to VCC condition	
Figure 41.	GND voltage shift	
Figure 42.	Maximum turn off current versus inductance	37
Figure 43.	PowerSSO-16 on two-layers PCB (2s0p to JEDEC JESD 51-5)	
Figure 44.	PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)	
Figure 45.	R _{thi-amb} vs PCB copper area in open box free air conditions	
Figure 46.	PowerSSO-16 thermal impedance junction ambient single pulse	
Figure 47.	Thermal fitting model for PowerSSO-16	
Figure 48.	PowerSSO-16 package dimensions	
- iguic - 0.		с I



1 Block diagram and pin description




Figure 1. Block diagram

Table 1. Pin functions

Name	Function
V _{CC}	Battery connection.
OUTPUT	Power outputs. All the pins must be connected together.
GND	Ground connection. Must be reverse battery protected by an external diode / resistor network.
INPUT	Voltage controlled input pin with hysteresis, compatible with 3 V and 5 V CMOS outputs. It controls output switch state.
MultiSense	Multiplexed analog sense output pin; delivers a current proportional to the selected diagnostic: load current, supply voltage or chip temperature.
SEn	Active high compatible with 3 V and 5 V CMOS outputs pin; it enables the MultiSense diagnostic pin.
SEL _{0,1}	Active high compatible with 3 V and 5 V CMOS outputs pin; they address the MultiSense multiplexer.
FaultRST	Active low compatible with 3 V and 5 V CMOS outputs pin; it unlatches the output in case of fault; If kept low, sets the outputs in auto-restart mode.






Figure 2. Configuration diagram (top view)

Note:

Pins 9, 10, 11 and 12 are internally connected; Pins 13, 14, 15 and 16 are internally connected; All output pins must be connected together on PCB


Connection / pin	MultiSense	N.C.	Output	Input	SEn, SELx, FaultRST
Floating	Not allowed	X ⁽¹⁾	Х	Х	Х
To ground	Through 1 kΩ resistor	Х	Not allowed	Through 15 kΩ resistor	Through 15 kΩ resistor


Table 2. Suggested connections for unused and not connected pins

1. X: do not care.



2 Electrical specification





Note:

 $V_F = V_{OUT} - V_{CC}$ during reverse battery condition.

2.1 Absolute maximum ratings

Stressing the device above the rating listed in *Table 3* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to the conditions in table below for extended periods may affect device reliability.

Symbol	Parameter	Value	Unit	
V _{CC}	DC supply voltage	38		
-V _{CC}	Reverse DC supply voltage	0.3		
V _{CCPK}	Maximum transient supply voltage (ISO 16750-2:2010 Test B clamped to 40V; $R_L = 4 \Omega$)	40	V	
V _{CCJS}	Maximum jump start voltage for single pulse short circuit protection	28		
-I _{GND}	DC reverse ground pin current	200	mA	
I _{OUT}	OUTPUT DC output current	Internally limited	А	
-I _{OUT}	Reverse DC output current	35	~	
I _{IN}	INPUT DC input current			
I _{SEn}	SEn DC input current	-1 to 10	mA	
I _{SEL}	SEL _{0,1} DC input current	-1 to 10	ШA	
I _{FR}	FaultRST DC input current			
V _{FR}	FaultRST DC input voltage	7.5	V	

Table 3. A	bsolute	maximum	ratings
------------	---------	---------	---------



Symbol	Parameter	Value	Unit
I _{SENSE}	MultiSense pin DC output current (V _{GND} = V _{CC} and V _{SENSE} < 0 V)	10	mA
	MultiSense pin DC output current in reverse ($V_{CC} < 0V$)	-20	
E _{MAX}	Maximum switching energy (single pulse) (T _{DEMAG} = 0.4 ms; T _{jstart} = 150 °C)	168	mJ
V _{ESD}	Electrostatic discharge (JEDEC 22A-114F) – INPUT – MultiSense – SEn, SEL _{0,1} , FaultRST – OUTPUT – V _{CC}	4000 2000 4000 4000 4000	
V_{ESD}	Charge device model (CDM-AEC-Q100-011)	750	V
Тj	Junction operating temperature	-40 to 150	_°C
T _{stg}	Storage temperature	-55 to 150	

Table 3.	Absolute	maximum	ratings	(continued))
10010 01	/		. a	(,

2.2 Thermal data

Table 4. Thermal data

Symbol	Parameter	Typ. value	Unit
R _{thj-board}	Thermal resistance junction-board (JEDEC JESD 51-5 / 51-8) ⁽¹⁾	3.9	
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-5) ⁽²⁾	55	°C/W
R _{thj-amb}	Thermal resistance junction-ambient (JEDEC JESD 51-7) ⁽¹⁾	21.2	

1. Device mounted on four-layers 2s2p PCB.

2. Device mounted on two-layers 2s0p PCB with 2 $\rm cm^2$ heatsink copper trace.



2.3 Main electrical characteristics

7 V < V_{CC} < 18 V; -40 °C < T_j < 150 °C, unless otherwise specified. All typical values refer to V_{CC} = 13 V; T_j = 25°C, unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC}	Operating supply voltage		4	13	28	
V _{USD}	Undervoltage shutdown				4	v
V _{USDReset}	Undervoltage shutdown reset				5	v
V _{USDhyst}	Undervoltage shutdown hysteresis			0.3		
		I _{OUT} = 5 A; T _j = 25 °C		10		
R _{ON}	On-state resistance	I _{OUT} = 5 A; T _j = 150 °C			20	mΩ
		$I_{OUT} = 5 \text{ A}; V_{CC} = 4 \text{ V}; T_j = 25 \text{ °C}$			15	
ν.	Clamp voltage	I _S = 20 mA; T _j = -40°C	38			V
V _{clamp}	Clamp voltage	I _S = 20 mA; 25°C < T _j < 150°C	41	46	52	v
	I_{STBY} Supply current in standby at $V_{CC} = 13 V^{(1)}$				0.5	μA
I _{STBY}					0.5	μA
		$V_{CC} = 13 V;$ $V_{IN} = V_{OUT} = V_{FR} = V_{SEn} = 0 V$ $V_{SEL0,1} = 0 V; T_j = 125 °C$			3	μA
t _{D_STBY}	Standby mode blanking time	$V_{CC} = 13 \text{ V}; V_{IN} = 5 \text{ V};$ $V_{SEn} = V_{FR} = V_{SEL0,1} = 0 \text{ V}; I_{OUT} = 0 \text{ A}$	60	300	550	μs
I _{S(ON)}	Supply current	$V_{CC} = 13 \text{ V}; V_{SEn} = V_{FR} = V_{SEL0,1} = 0 \text{ V};$ $V_{IN} = 5 \text{ V}; I_{OUT} = 0 \text{ A}$		3	5	mA
I _{gnd(on)}	Control stage current consumption in ON state. All channels active.	$V_{CC} = 13 \text{ V}; V_{SEn} = 5 \text{ V};$ $V_{FR} = V_{SEL0,1} = 0 \text{ V}; V_{IN} = 5 \text{ V};$ $I_{OUT} = 5 \text{ A}$			6	mA
l	Off-state output current at V _{CC} = 13 V	$V_{IN} = V_{OUT} = 0 V; V_{CC} = 13 V;$ T _j = 25 °C	0	0.01	0.5	μA
I _{L(off)}			0		3	
V _F	Output - V _{CC} diode voltage	I _{OUT} = -5 A; T _j = 150 °C			0.7	V

Table	5.	Power	section
IGNIC	•••		00001011

1. PowerMOS leakage included.

2. Parameter specified by design; not subject to production test.



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} ⁽¹⁾	Turn-on delay time at T _j = 25°C	R ₁ = 2.6 Ω	10	70	120	
t _{d(off)} ⁽¹⁾	Turn-off delay time at T _j = 25°C	$K_{L} = 2.0.32$	10	40	100	μs
$(dV_{OUT}/dt)_{on}^{(1)}$	Turn-on voltage slope at $T_j = 25^{\circ}C$	= 25°C R ₁ = 2.6 Ω		0.2	0.7	V/µs
$(dV_{OUT}/dt)_{off}^{(1)}$	Turn-off voltage slope at $T_j = 25^{\circ}C$	$K_{L} = 2.0.32$	0.1	0.3	0.7	v/µs
W _{ON}	Switching energy losses at turn- on (t _{won})	R _L = 2.6 Ω		0.9	1.2 ⁽²⁾	mJ
W _{OFF}	Switching energy losses at turn- off (t_{woff})	$R_L = 2.6 \Omega$		0.6	0.8 ⁽²⁾	mJ
t _{SKEW} ⁽¹⁾	Differential Pulse skew (t _{PHL} - t _{PLH})	R _L = 2.6 Ω	-90	-40	10	μs

Table 6. Switching (V_{CC} = 13 V; -40°C < T_i < 150°C, unless otherwise specified)

1. See Figure 6: Switching times and Pulse skew.

2. Parameter guaranteed by design and characterization; not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
INPUT char	acteristics					
V _{IL}	Input low level voltage				0.9	V
IIL	Low level input current	V _{IN} = 0.9 V	1			μA
V _{IH}	Input high level voltage		2.1			V
I _{IH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{I(hyst)}	Input hysteresis voltage		0.2			V
N/	Input clamp voltage	I _{IN} = 1 mA	5.3		7.2	v
V _{ICL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		v
FaultRST cl	haracteristics					
V _{FRL}	Input low level voltage				0.9	V
I _{FRL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{FRH}	Input high level voltage		2.1			V
I _{FRH}	High level input current	V _{IN} = 2.1 V			10	μA
V _{FR(hyst)}	Input hysteresis voltage		0.2			V
V	Input clamp voltage	I _{IN} = 1 mA	5.3		7.5	V
V _{FRCL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		
SEL _{0,1} char	acteristics (7 V < V _{CC} < 18 V)					
V _{SELL}	Input low level voltage				0.9	V
I _{SELL}	Low level input current	V _{IN} = 0.9 V	1			μA
V _{SELH}	Input high level voltage		2.1			V

Table 7. Logic Inputs (7 V < V_{CC} < 28 V; -40°C < T_i < 150°C)



Symbol	Parameter	Test conditions		Тур.	Max.	Unit		
I _{SELH}	High level input current	V _{IN} = 2.1 V			10	μA		
V _{SEL(hyst)}	Input hysteresis voltage		0.2			V		
V	Input domp voltage	I _{IN} = 1 mA	5.3		7.2	V		
V _{SELCL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		v		
SEn charact	SEn characteristics (7 V < V _{CC} < 18 V)							
V _{SEnL}	Input low level voltage				0.9	V		
I _{SEnL}	Low level input current	V _{IN} = 0.9 V	1			μA		
V _{SEnH}	Input high level voltage		2.1			V		
I _{SEnH}	High level input current	V _{IN} = 2.1 V			10	μA		
V _{SEn(hyst)}	Input hysteresis voltage		0.2			V		
Maria		I _{IN} = 1 mA	5.3		7.2	V		
V _{SEnCL}	Input clamp voltage	I _{IN} = -1 mA		-0.7		v		

Table 7. Logic Inputs (7 V < V_{CC} < 28 V; -40°C < T_i < 150°C) (continued)

Table 8. Protections (7 V < V_{CC} < 18 V; -40°C < T_j < 150°C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
1	DC abort size uit surrant	V _{CC} = 13 V	65	91	130	
I _{LIMH}	DC short circuit current	$4 \text{ V} < \text{V}_{\text{CC}} < 18 \text{ V}^{(1)}$			130	А
I _{LIML}	Short circuit current during thermal cycling	V _{CC} = 13 V; T _R < T _j < T _{TSD}		30		
T _{TSD}	Shutdown temperature		150	175	200	
T _R	Reset temperature ⁽¹⁾		T _{RS} + 1	T _{RS} + 7		
T _{RS}	Thermal reset of fault diagnostic indication	V _{FR} = 0 V; V _{SEn} = 5 V;	135			°C
T _{HYST}	Thermal hysteresis (T _{TSD} - T _R) ⁽¹⁾			7		
$\Delta T_{J_{SD}}$	Dynamic temperature	T _j = -40 °C; V _{CC} = 13 V		60		к
t _{LATCH_RST}	Fault reset time for output unlatch ⁽¹⁾		3	10	20	μs
	Turn-off output voltage	I _{OUT} = 2 A; L = 6 mH; T _j = -40 °C	V _{CC} - 38			V
V _{DEMAG}	clamp	I _{OUT} = 2 A; L = 6 mH; T _j = 25 °C to 150 °C	V _{CC} - 41	V _{CC} - 46	V _{CC} - 52	V
V _{ON}	Output voltage drop limitation	I _{OUT} = 0.2 A		20		mV

1. Parameter guaranteed by design and characterization; not subject to production test.



		e (7 V < V _{CC} < 18 V; -40°C <				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SENSE_CL}	MultiSense clamp	V _{SEn} = 0 V; I _{SENSE} = 1 mA	-17		-12	V
SENSE_CL	voltage	$V_{SEn} = 0 V; I_{SENSE} = -1 mA$		7		V
Current Sense	characteristics					
K ₀	I _{OUT} /I _{SENSE}	$I_{OUT} = 0.9 \text{ A}; \text{ V}_{SENSE} = 0.5 \text{ V};$ $\text{V}_{SEn} = 5 \text{ V}$	3190	5210	7450	
$dK_0/K_0^{(1)(2)}$	Current sense ratio drift	$I_{OUT} = 0.9 \text{ A}; \text{ V}_{SENSE} = 0.5 \text{ V};$ $\text{V}_{SEn} = 5 \text{ V}$	-20		20	%
K ₁	I _{OUT} /I _{SENSE}	I_{OUT} = 1.5 A; V_{SENSE} = 4 V; V_{SEn} = 5 V	3530	4950	6560	
dK ₁ /K ₁ ⁽¹⁾⁽²⁾	Current sense ratio drift	I_{OUT} = 1.5 A; V_{SENSE} = 4 V; V_{SEn} = 5 V	-15		15	%
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} = 6 A; V _{SENSE} = 4 V; V _{SEn} = 5 V	3840	4720	5640	
dK ₂ /K ₂ ⁽¹⁾⁽²⁾	Current sense ratio drift	$I_{OUT} = 6 \text{ A}; V_{SENSE} = 4 \text{ V};$ $V_{SEn} = 5 \text{ V}$	-10		+10	%
K ₃	I _{OUT} /I _{SENSE}	I_{OUT} = 18 A; V_{SENSE} = 4 V; V_{SEn} = 5 V	4260	4710	5140	
dK ₃ /K ₃ ⁽¹⁾⁽²⁾	Current sense ratio drift	I _{OUT} = 18 A; V _{SENSE} = 4 V; V _{SEn} = 5 V; T _j = -40 °C to 150 °C	-5		5	%
		MultiSense disabled: V _{SEn} = 0 V;	0		0.5	
		MultiSense disabled: -1 V < V _{SENSE} < 5 V ⁽¹⁾	-0.5		0.5	
I _{SENSE0}	MultiSense leakage current	$\label{eq:second} \begin{split} & \text{MultiSense enabled:} \\ & \text{V}_{\text{SEn}} = 5 \text{ V;} \\ & \text{Channel ON; } \text{I}_{\text{OUT}} = 0 \text{ A;} \\ & \text{Diagnostic selected;} \\ & \text{V}_{\text{IN}} = 5 \text{ V; } \text{V}_{\text{SEL0}} = 0 \text{ V;} \\ & \text{V}_{\text{SEL1}} = 0 \text{ V; } \text{I}_{\text{OUT}} = 0 \text{ A;} \end{split}$	0		2	μΑ
		MultiSense enabled: $V_{SEn} = 5 V$; Channel OFF; Diagnostic selected: $V_{IN} = 0 V$; $V_{SEL0} = 0 V$; $V_{SEL1} = 0 V$;	0		2	
V _{OUT_MSD} ⁽¹⁾	Output Voltage for MultiSense shutdown			5		>
V _{SENSE_SAT}	Multisense saturation voltage	$\begin{split} V_{CC} &= 7 \text{ V; } \text{R}_{\text{SENSE}} = 2.7 \text{ K;} \\ V_{\text{SEn}} &= 5 \text{ V; } \text{V}_{\text{IN}} = 5 \text{ V;} \\ V_{\text{SEL0}} &= 0 \text{ V; } \text{V}_{\text{SEL1}} = 0 \text{ V;} \\ I_{\text{OUT}} &= 18 \text{ A; } \text{T}_{\text{j}} = 150^{\circ}\text{C} \end{split}$	5			V

Table 9. MultiSense (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C)



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SENSE_SAT} ⁽¹⁾	CS saturation current		4			mA
I _{OUT_SAT} ⁽¹⁾	Output saturation current		24			A
OFF-state diagn	ostic					
V _{OL}	OFF-state open- load voltage detection threshold	$V_{IN} = 0 V; V_{SEn} = 5 V;$ $V_{SEL0} = 0 V; V_{SEL1} = 0 V;$	2	3	4	V
I _{L(off2)}	OFF-state output sink current		-100		-15	μA
^t dstkon	OFF-state diagnostic delay time from falling edge of INPUT (see <i>Figure 9</i>)	$V_{IN} = 5 V to 0 V; V_{SEn} = 5 V;$ $V_{SEL0} = 0 V; V_{SEL1} = 0 V;$ $I_{OUT} = 0 A; V_{OUT} = 4 V$	100	350	700	μs
t _{D_OL_V}	Settling time for valid OFF-state open load diagnostic indication from rising edge of SEn	$V_{IN} = 0 V; V_{FR} = 0 V;$ $V_{SEL0} = 0 V; V_{SEL1} = 0 V;$ $V_{OUT} = 4 V; V_{SEn} = 0 V to 5 V$			60	μs
t _{D_VOL}	OFF-state diagnostic delay time from rising edge of V _{OUT}	$V_{IN} = 0 V; V_{SEn} = 5 V;$ $V_{SEL0} = 0 V; V_{SEL1} = 0 V;$ $V_{OUT} = 0 V to 4 V$		5	30	μs
Chip temperatu	re analog feedback					
			2.325	2.41	2.495	V
V _{SENSE_TC}	MultiSense output voltage proportional to chip temperature		1.985	2.07	2.155	V
		$ \begin{split} & V_{SEn} = 5 \ V; \\ & V_{SEL0} = 0 \ V; \ V_{SEL1} = 5 \ V; \\ & V_{IN} = 0 \ V; \ R_{SENSE} = 1 \ K\Omega; \\ & T_j = 125 \ ^\circ C \end{split} $	1.435	1.52	1.605	V
dV_{SENSE_TC}/dT	Temperature coefficient	T _j = -40 °C to 150 °C		-5.5		mV/K
Transfer function		V_{SENSE_TC} (T) = V_{SENSE_TC} (T T ₀)	₀) + dV _S	ENSE_TO	_ / dT * (Τ-



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{CC} supply vol	tage analog feedbac	k				
V _{SENSE_VCC}	MultiSense output voltage proportional to V _{CC} supply voltage	$V_{CC} = 13 \text{ V}; V_{SEn} = 5 \text{ V};$ $V_{SEL0} = 5 \text{ V}; V_{SEL1} = 5 \text{ V};$ $V_{IN} = 0 \text{ V}; R_{SENSE} = 1 \text{ K}\Omega$	3.16	3.23	3.3	V
Transfer function	n ⁽³⁾	$V_{SENSE_VCC} = V_{CC} / 4$		I		
Fault diagnosti	c feedback (see <i>Tab</i>	le 10)				
V _{SENSEH}	MultiSense output voltage in fault condition	$ \begin{array}{l} V_{CC} = 13 \; V; V_{IN} = 0 \; V; \\ V_{SEn} = 5 \; V; \; V_{SEL0} = 0 \; V; \\ V_{SEL1} = 0 \; V; \; I_{OUT} = 0 \; A; \\ V_{OUT} = 4 \; V; \; R_{SENSE} = 1 \; k\Omega \end{array} $	5		6.6	V
I _{SENSEH}	MultiSense output current in fault condition	V _{CC} = 13 V; V _{SENSE} = 5 V	7	20	30	mA
MultiSense tim	ings (current sense	mode - see <i>Figure 7</i>)				
t _{DSENSE1H}	Current sense settling time from rising edge of SEn	$V_{IN} = 5 \text{ V}; V_{SEn} = 0 \text{ V to } 5 \text{ V};$ $R_{SENSE} = 1 \text{k}\Omega; \text{R}_{L} = 2.6 \Omega$				μs
t _{DSENSE1L}	Current sense disable delay time from falling edge of SEn	$V_{IN} = 5 V$; $V_{SEn} = 5 V$ to 0 V; $R_{SENSE} = 1 k\Omega$; $R_L = 2.6 \Omega$		5	20	μs
^t DSENSE2H	Current sense settling time from rising edge of INPUT	$V_{IN} = 0 V \text{ to } 5 V; V_{SEn} = 5 V;$ $R_{SENSE} = 1 \text{ k}\Omega; R_{L} = 2.6 \Omega$		100	250	μs
$\Delta t_{DSENSE2H}$	Current sense settling time from rising edge of I_{OUT} (dynamic response to a step change of I_{OUT})	$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} = 5 \; V; \; V_{\text{SEn}} = 5 \; V; \\ R_{\text{SENSE}} = 1 \; k\Omega; \\ I_{\text{SENSE}} = 90 \; \% \; \text{of} \; I_{\text{SENSEMAX}}; \\ R_{\text{L}} = 2.6 \; \Omega \end{array}$			100	μs
t _{DSENSE2L}	Current sense turn-off delay time from falling edge of INPUT	V_{IN} = 5 V to 0 V; V _{SEn} = 5 V; R _{SENSE} = 1 kΩ; R _L = 2.6 Ω		50	250	μs
MultiSense tim	ings (chip temperatu	ire sense mode - see Figure 8)			
t _{DSENSE3H}	V _{SENSE_TC} settling time from rising edge of SEn	$\label{eq:V_SEn} \begin{array}{l} V_{SEn} = 0 \; V \; to \; 5 \; V; \\ V_{SEL0} = 0 \; V; \; V_{SEL1} = 5 \; V; \\ R_{SENSE} = 1 \; k \Omega \end{array}$			60	μs
V _{SENSE TC} disable V _{SEn}		$\label{eq:V_SEn} \begin{array}{l} V_{SEn} = 5 \; V \; to \; 0 \; V; \\ V_{SEL0} = 0 \; V; \; V_{SEL1} = 5 \; V; \\ R_{SENSE} = 1 \; k\Omega \end{array}$			20	μs

Table 9. MultiSense (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C) (continued)



Table 9. MultiSense (7 V < V_{CC} < 18 V; -40°C < I_j < 150°C) (continued)									
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
MultiSense timi	ngs (V _{CC} voltage se	nse mode - see <i>Figure 8</i>)							
t _{DSENSE4H}	V _{SENSE_VCC} settling time from rising edge of SEn				60	μs			
t _{DSENSE4L}	V _{SENSE_VCC} disable delay time from falling edge of SEn	$V_{SEn} = 5 V \text{ to } 0 V;$ $V_{SEL0} = 5 V; V_{SEL1} = 5 V;$ $R_{SENSE} = 1 k\Omega$			20	μs			
MultiSense timi	ngs (Multiplexer tra	nsition times) ⁽⁴⁾							
^t D_CStoTC	$\begin{array}{c} \mbox{MultiSense} \\ \mbox{transition delay} \\ \mbox{from current sense} \\ \mbox{to } T_{C} \mbox{ sense} \end{array}$				60	μs			
t _{D_TCto} CS	MultiSense transition delay from T_C sense to current sense				20	μs			
t _{D_CStoVCC}	MultiSense transition delay from current sense to V _{CC} sense				60	μs			
t _{D_VCCto} cs	$\begin{array}{l} \mbox{MultiSense} \\ \mbox{transition delay} \\ \mbox{from V}_{CC} \mbox{ sense to} \\ \mbox{current sense} \end{array}$	$\begin{split} V_{IN} &= 5 \ V; \ V_{SEn} = 5 \ V; \\ V_{SEL0} &= 5 \ V; \\ V_{SEL1} &= 5 \ V \ to \ 0 \ V; \\ I_{OUT} &= 2.5 \ A; \ R_{SENSE} = 1 \ k\Omega \end{split}$			20	μs			
^t D_TCtoVCC	$\begin{array}{l} \mbox{MultiSense} \\ \mbox{transition delay} \\ \mbox{from T_C sense to} \\ \mbox{V}_{CC} \mbox{ sense} \end{array}$				20	μs			
^t D_VCCtoTC	$\begin{array}{l} \mbox{MultiSense} \\ \mbox{transition delay} \\ \mbox{from V}_{CC} \mbox{ sense to} \\ \mbox{T}_{C} \mbox{ sense} \end{array}$				20	μs			

Table 9. MultiSense (7 V < V_{CC} < 18 V; -40°C < T_i < 150°C) (continued)

1. Parameter specified by design; not subject to production test.

2. All values refer to V_{CC} = 13 V; T_{j} = 25°C, unless otherwise specified.

3. V_{CC} sensing and T_C are referred to GND potential.

4. Transition delay are measured up to +/- 10% of final conditions.






Figure 4. I_{OUT}/I_{SENSE} versus I_{OUT}







Figure 5. Current sense accuracy versus I_{OUT}

















Figure 8. Multisense timings (chip temperature and V_{CC} sense mode)

Figure 9. T_{DSTKON}





Mode	Conditions	IN_{X}	FR	SEn	SEL_X	OUT_{X}	MultiSense	Comments
Stand by	All logic inputs low	L	L	L	L	L	Hi-Z	Low quiescent current consumption
		L	Х			L		
Normal	Nominal load connected;	Н	L	-	Refer to Table 11		Refer to Table 11	Outputs configured for auto-restart
	T _j < 150 °C	Н	Н			Н		Outputs configured for Latch-off
	Overload or short to GND causing: T _i > T _{TSD} or	L	Х			L		
Overload		Н	L	Refer to Table 11		н	Refer to <i>Table 11</i>	Output cycles with temperature hysteresis
	$\Delta T_j > \Delta T_{j_SD}$	Н	н			L		Output latches-off
Undervoltage	V _{CC} < V _{USD} (falling)	х	х	х	х	L L	Hi-Z Hi-Z	Re-start when V _{CC} > V _{USD} + V _{USDhyst} (rising)
OFF-state	Short to V _{CC}	L	Х	Refe	er to	Н	Refer to	
diagnostics	Open-load	L	Х	Tab	le 11	Н	Table 11	External pull-up
Negative output voltage	Inductive loads turn-off	L	х	-	er to le 11	< 0 V	Refer to Table 11	

Table 10. Truth table

SEn	SEL ₁	SEL ₀	MUX channel	MultiSense output			
				Nomal mode	Overload	OFF-state diag. ⁽¹⁾	Negative output
L	Х	Х		Hi-Z			
Н	L	L	Output	I _{SENSE} =	V _{SENSE} =	V _{SENSE} =	Hi-Z
Н	L	Н	diagnostic	1/K * I _{OUT}	V _{SENSEH}	V _{SENSEH}	111-2
Н	Н	L	T _{CHIP} Sense	V _{SENSE} = V _{SENSE_TC}			
Н	Н	Н	V_{CC} Sense	V _{SENSE} = V _{SENSE_VCC}			

 In case the output channel corresponding to the selected MUX channel is latched off while the relevant input is low, Multisense pin delivers feedback according to OFF-State diagnostic. Example 1: FR = 1; IN = 0; OUT = L (latched); MUX channel = channel 0 diagnostic; Mutisense = 0 Example 2: FR = 1; IN = 0; OUT = latched, V_{OUT} > V_{OL}; MUX channel = channel 0 diagnostic; Mutisense = V_{SENSEH}



2.4 Waveforms





Figure 10. Latch functionality - behavior in hard short circuit condition ($T_{AMB} \ll T_{TSD}$)

Figure 11. Latch functionality - behavior in hard short circuit condition










Figure 12. Latch functionality - behavior in hard short circuit condition (autorestart mode + latch off)

Figure 13. Standby mode activation






22/46






57

2.5 Electrical characteristics curves




DocID022509 Rev 9

24/46




57



DocID022509 Rev 9



26/46





3 Protections

3.1 **Power limitation**

The basic working principle of this protection consists of an indirect measurement of the junction temperature swing ΔT_j through the direct measurement of the spatial temperature gradient on the device surface in order to automatically shut off the output MOSFET as soon as ΔT_j exceeds the safety level of ΔT_{j_SD} . According to the voltage level on the FaultRST pin, the output MOSFET switches on and cycles with a thermal hysteresis according to the maximum instantaneous power which can be handled (FaultRST = Low) or remains off (FaultRST = High). The protection prevents fast thermal transient effects and, consequently, reduces thermo-mechanical fatigue.

3.2 Thermal shutdown

In case the junction temperature of the device exceeds the maximum allowed threshold (typically 175°C), it automatically switches off and the diagnostic indication is triggered. According to the voltage level on the FaultRST pin, the device switches on again as soon as its junction temperature drops to T_R (see *Table 8*, FaultRST = Low) or remains off (FaultRST = High).

3.3 Current limitation

The device is equipped with an output current limiter in order to protect the silicon as well as the other components of the system (e.g. bonding wires, wiring harness, connectors, loads, etc.) from excessive current flow. Consequently, in case of short circuit, overload or during load power-up, the output current is clamped to a safety level, I_{LIMH}, by operating the output power MOSFET in the active region.

3.4 Negative voltage clamp

In case the device drives inductive load, the output voltage reaches negative value during turn off. A negative voltage clamp structure limits the maximum negative voltage to a certain value, V_{DEMAG} (see *Table 8*), allowing the inductor energy to be dissipated without damaging the device.

28/46



4 Application information




Figure 35. Application diagram

4.1 GND protection network against reverse battery




Figure 36. Simplified internal structure



4.1.1 Diode (D_{GND}) in the ground line

A resistor (typ. R_{GND} = 4.7 k Ω) should be inserted in parallel to D_{GND} if the device drives an inductive load.

This small signal diode can be safely shared amongst several different HSDs. Also in this case, the presence of the ground network produces a shift (\approx 600 mV) in the input threshold and in the status output values if the microprocessor ground is not common to the device ground. This shift does not vary if more than one HSD shares the same diode/resistor network.

4.2 Immunity against transient electrical disturbances

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the V_{CC} pin, is tested in accordance with ISO7637-2:2011 (E) and ISO 16750-2:2010.

The related function performance status classification is shown in *Table 12*.

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, without components and accessed through V_{CC} and GND terminals.

Status II is defined in ISO 7637-1 Function Performance Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Test Pulse 2011(E)	Test pulse severity level with Status II functional performance status		Minimum number of pulses or test time	Burst cycle / pulse repetition time		Pulse duration and pulse generator internal impedance	
	Level	Us ⁽¹⁾	une	min max			
1	III	-112V	500 pulses	0,5 s		2ms, 10Ω	
2a	Ш	+55V	500 pulses	0,2 s	5 s	50μs, 2Ω	
3a	IV	-220V	1h	90 ms	100 ms	0.1µs, 50Ω	
3b	IV	+150V	1h	90 ms	100 ms	0.1µs, 50Ω	
4 ⁽²⁾	IV	-7V	1 pulse			100ms, 0.01Ω	
Load dump according to ISO 16750-2:2010							
Test B ⁽³⁾		40V	5 pulse	1 min		400ms, 2Ω	

 Table 12. ISO 7637-2 - electrical transient conduction along supply line

1. U_S is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), chapter 5.6.

2. Test pulse from ISO 7637-2:2004(E).

3. With 40 V external suppressor referred to ground (-40°C < T_i < 150°C).



4.3 MCU I/Os protection

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line both to prevent the microcontroller I/O pins to latch-up and to protect the HSD inputs.

The value of these resistors is a compromise between the leakage current of microcontroller and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of microcontroller I/Os.

Equation 1

 $V_{CCpeak}/I_{latchup} \le R_{prot} \le (V_{OH\mu C}-V_{IH}-V_{GND}) / I_{IHmax}$ Calculation example:

For V_{CCpeak} = -150 V; $I_{latchup} \ge 20mA$; $V_{OHuC} \ge 4.5V$

7.5 k $\Omega \le R_{prot} \le 140$ k Ω .

Recommended values: $R_{prot} = 15 \text{ k}\Omega$

4.4 Multisense - analog current sense

Diagnostic information on device and load status are provided by an analog output pin (Multisense) delivering the following signals:

- Current monitor: current mirror of channel output current
- V_{CC} monitor: voltage propotional to V_{CC}
- T_{CASE}: voltage propotional to chip temperature

Those signals are routed through an analog multiplexer which is configured and controlled by means of SELx and SEn pins, according to the address map in *Table 11*.






Figure 37. Multisense and diagnostic – block diagram

32/46



4.4.1 Principle of Multisense signal generation




Figure 38. Multisense block diagram

Current monitor

When current mode is selected in the Multisense, this output is capable to provide:

- Current mirror proportional to the load current in normal operation, delivering current proportional to the load according to known ratio named K
- Diagnostics flag in fault conditions delivering fixed voltage V_{SENSEH}

The current delivered by the current sense circuit, I_{SENSE} , can be easily converted to a voltage V_{SENSE} by using an external sense resistor, R_{SENSE} , allowing continuous load monitoring and abnormal condition detection.

Normal operation (channel ON, no fault, SEn active)

While device is operating in normal conditions (no fault intervention), $V_{\mbox{SENSE}}$ calculation can be done using simple equations

Current provided by Multisense output: $I_{SENSE} = I_{OUT}/K$

Voltage on R_{SENSE}: V_{SENSE} = R_{SENSE} · I_{SENSE} = R_{SENSE} · I_{OUT}/K



Where :

- V_{SENSE} is voltage measurable on R_{SENSE} resistor
- ISENSE is current provided from Multisense pin in current output mode
- I_{OUT} is current flowing through output
- K factor represent the ratio between PowerMOS cells and SenseMOS cells; its spread includes geometric factor spread, current sense amplifier offset and process parameters spread of overall circuitry specifying ratio between I_{OUT} and I_{SENSE}.

Failure flag indication

In case of power limitation/overtemperature, the fault is indicated by the Multisense pin which is switched to a "current limited" voltage source, V_{SENSEH} (see *Table 9*).

In any case, the current sourced by the Multisense in this condition is limited to I_{SENSEH} (see *Table 9*).

The typical behavior in case of overload or hard short circuit is shown in *Figure 10*, *Figure 11* and *Figure 12*.




Figure 39. Analogue HSD – open-load detection in off-state






Figure 40. Open-load / short to V_{CC} condition

Table 13. Multisense pin levels in off-state

Condition	Output	Multisense	SEn
		Hi-Z	L
Open-load	V _{OUT} > V _{OL}	V _{SENSEH}	Н
Open-load	V _{OUT} < V _{OL}	Hi-Z	L
		0	Н
Short to V		Hi-Z	L
Short to V _{CC}	$V_{OUT} > V_{OL}$	V _{SENSEH}	Н
Nominal		Hi-Z	L
nominai	V _{OUT} < V _{OL}	0	Н


4.4.2 T_{CASE} and V_{CC} monitor

In this case, MultiSense output operates in voltage mode and output level is referred to device GND. Care must be taken in case a GND network protection is used, because of a voltage shift is generated between device GND and the microcontroller input GND reference.

Figure 41 shows link between $V_{\mbox{MEASURED}}$ and real $V_{\mbox{SENSE}}$ signal.







V_{CC} monitor

Battery monitoring channel provides $V_{SENSE} = V_{CC} / 4$.

Case temperature monitor

Case temperature monitor is capable to provide information about actual device temperature. Since diode is used for temperature sensing, following equation describe link between temperature and output V_{SENSE} level:

 V_{SENSE_TC} (T) = V_{SENSE_TC} (T₀) + dV_{SENSE_TC} / dT * (T - T₀)

where $dV_{SENSE TC} / dT \sim typically -5.5 mV/K$ (for temperature range (-40°C to +150°C).

4.4.3 Short to V_{CC} and OFF-state open-load detection

Short to V_{CC}

A short circuit between V_{CC} and output is indicated by the relevant current sense pin set to V_{SENSEH} during the device off-state. Small or no current is delivered by the current sense during the on-state depending on the nature of the short circuit.

OFF-state open-load with external circuitry

Detection of an open-load in off mode requires an external pull-up resistor R_{PU} connecting the output to a positive supply voltage V_{PU} .

It is preferable V_{PU} to be switched off during the module standby mode in order to avoid the overall standby current consumption to increase in normal conditions, i.e. when load is connected.

 R_{PU} must be selected in order to ensure $V_{OUT} > V_{OLmax}$ in accordance with to following equation:

Equation 2


$$R_{PU} < \frac{V_{PU} - 4}{I_{L(off2)min @ 4V}}$$

DocID022509 Rev 9



36/46

Maximum demagnetization energy ($V_{CC} = 16 V$) 4.5



Note:

Values are generated with $R_L = 0 \Omega$. In case of repetitive pulses, T_{jstart} (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.



5 Package and PCB thermal data

5.1 PowerSSO-16 thermal data




Figure 44. PowerSSO-16 on four-layers PCB (2s2p to JEDEC JESD 51-7)




Table 14. PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	77 mm x 86 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	2.2 mm x 3.9 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm ² or 8 cm ²







Figure 45. R_{thi-amb} vs PCB copper area in open box free air conditions







Equation 3: pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_P/T$







1. The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Area/island (cm ²)	Footprint	2	8	4L
R1 (°C/W)	0.15			
R2 (°C/W)	1.7			
R3 (°C/W)	7	7	7	5
R4 (°C/W)	16	6	6	4
R5 (°C/W)	30	20	10	3
R6 (°C/W)	26	20	18	7
C1 (W.s/°C)	0.0015			
C2 (W.s/°C)	0.02			
C3 (W.s/°C)	0.1			
C4 (W.s/°C)	0.2	0.3	0.3	0.4
C5 (W.s/°C)	0.4	1	1	4
C6 (W.s/°C)	3	5	7	18

Table 15. Thermal parameters



6 Package information

6.1 ECOPACK[®]

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: <u>www.st.com</u>.

ECOPACK[®] is an ST trademark.

6.2 PowerSSO-16 package information




Figure 48. PowerSSO-16 package dimensions



Table 16. PowerSSO-16 mechanical data						
Symbol		Millimeters				
Symbol	Min.	Тур.	Max.			
Θ	0°		8°			
Θ1	0°					
Θ2	5°		15°			
Θ3	5°		15°			
А			1.70			
A1	0.00		0.10			
A2	1.10		1.60			
b	0.20		0.30			
b1	0.20	0.25	0.28			
С	0.19		0.25			
c1	0.19	0.20	0.23			
D	4.90 BSC					
D1	3.60		4.20			
е		0.50 BSC				
E		6.00 BSC				
E1	3.90 BSC					
E2	1.90		2.50			
h	0.25		0.50			
L	0.40	0.60	0.85			
L1	1.00 REF					
Ν	16					
R	0.07					
R1	0.07					
S	0.20					
	Tolerance of fo	orm and position				
aaa	0.10					
bbb	0.10					
CCC	0.08					
ddd		0.08				
eee		0.10				
fff		0.10				
<u>ggg</u>		0.15				

Table 16. PowerSSO-16 mechanical data

42/46



7 Order codes

Paakaga	Order codes		
Package	Tube	Tape and reel	
PowerSSO-16	VN7010AJ-E	VN7010AJTR-E	

Table 17. Device summary



8 Revision history

Table 18. Document revision history

Date	Revision	Changes
23-Nov-2011	1	Initial release
07-Dec-2012	2	Updated Table 1: Pin functions Updated Figure 2: Configuration diagram (top view) Updated Table : Table 3: Absolute maximum ratings: $- V_{CCJS}$: added row $- V_{CCPK}$, IsENSE, VESD: updated parameter and value $- E_{MAX}$, $-I_{OUT}$: updated parameter Updated Table 4: Thermal data Table 5: Power section: $- V_{USDReset}$, IGDN(ON): added row $- V_{clamp}$, IGND(ON): updated test conditions and values $- I_{S(ON)}$: updated test conditions Updated Table 6: Switching ($V_{CC} = 13 \text{ V}$; $-40^{\circ}C < T_j < 150^{\circ}C$, unless otherwise specified) Table 8: Protections ($T \vee < V_{CC} < 18 \text{ V}$; $-40^{\circ}C < T_j < 150^{\circ}C$): $- I_{LIMH}$, T_R : added note $- t_{LATCH_RST}$: updated parameters Table 9: MultiSense ($T \vee < V_{CC} < 18 \text{ V}$; $-40^{\circ}C < T_j < 150^{\circ}C$): $- dK_2/K_2$, VSENSE_CL, VOUT_MSD, 1 DSENSE1L, 1 DSENSE2H, 4 DSENSE2H, 1 D_CSNC7, 1 D_CCioto: updated test conditions $- K_0$, dK_0/K_0 , K_1 , dK_1/K_1 , K_2 , K_3 , dK_3/K_3 , ISENSE, I_L(off2), 1 VSENSE_TC, VSENSE1, Updated values Updated Table 11: MultiSense ($T U_{CS}$, K_1 , O_{CL_2} V; added rows $- ^{1}$ SENSE_VCC, ISENSE1, Updated values Updated Table 11: MultiSense multiplexer addressing Updated Table 11: MultiSense multiplexer addressing Updated Table 11: MultiSense multiplexer addressing Updated Table 10: Truth table: - Overload: updated conditions Table 11: MultiSense multiplexer addressing: - added note Updated Section 2.4: Waveforms Added Chapter 3: Protections and Chapter 4: Application information



Date	Revision	Document revision history (continued) Changes
Date	Revision	
26-Mar-2013	3	Table 3: Absolute maximum ratings: $-V_{CCPK}$: updated parameter $-V_{CCPK}$: updated parameter and value $Table 5:$ removed row $-E_{MAX}$: updated parameter and value $Table 4:$ Thermal data: $-R_{thj-board}$: updated value $Table 5:$ Power section: $-V_F$: updated test conditions $Table 6:$ Switching ($V_{CC} = 13 V$; -40°C < $T_j < 150°C$, unlessotherwise specified): $-W_{ON}, W_{OFF}$: updated values $Table 9:$ MultiSense ($7 V < V_{CC} < 18 V$; -40°C < $T_j < 150°C$): $-K_2, K_3$: updated values $-dK_3/K_3$: updated values $-dK_3/K_3$: updated test conditionsRemoved Table: Electrical transient requirements (part 1/3), Table:Electrical transient requirements (part 2/3) and Table: Electricaltransient requirements (part 3/3)Removed Section: Load dump protectionAdded Section 4.2: Immunity against transient electricaldisturbancesUpdated Figure 39: Analogue HSD – open-load detection in off-stateUpdated Figure 41: GND voltage shift
03-Sep-2013 4		Added Section 4.5: Maximum demagnetization energy ($V_{CC} = 16 V$) Table 6: Switching ($V_{CC} = 13 V$; -40°C < $T_j < 150°C$, unless otherwise specified): – W_{ON} , W_{OFF} : updated values Table 9: MultiSense (7 V < $V_{CC} < 18 V$; -40°C < $T_j < 150°C$): – K_0 , K_1 , K_2 , K_3 : updated values Added Figure 4: I_{OUT}/I_{SENSE} versus I_{OUT} and Figure 5: Current sense accuracy versus I_{OUT} Added Section 2.5: Electrical characteristics curves Updated Section 6.2: PowerSSO-16 package information
18-Sep-2013	5	Updated disclaimer.
19-Sep-2013 6		Table 3: Absolute maximum ratings:- E _{MAX} : updated parameter and valueUpdated Figure 42: Maximum turn off current versus inductance
13-Nov-2013	7	Updated <i>Features</i> list <i>Table 4: Thermal data</i> : – R _{thj-amb} : updated values
09-Jun-2014	8	Updated Section 6.2: PowerSSO-16 package information
08-Oct-2014	9	Updated Table 16: PowerSSO-16 mechanical data

Table 18. Document revision history (continued)



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

