PIC16F193X/LF193X/PIC16F194X/LF194X/

TABLE 1-2:   **PIN DESCRIPTIONS DURING PROGRAMMING FOR PIC16F194X/LF194X**

Pin Name	During Programming		
	Function	Pin Type	Pin Description
RB6	ICSPCLK	I	Clock Input – Schmitt Trigger Input
RB7	ICSPDAT	I/O	Data Input/Output – Schmitt Trigger Input
RG5/$\overline{\text{MCLR}}$/Vpp	Program/Verify mode	P[1]	Program Mode Select/Programming Power Supply
VDD	VDD	P	Power Supply
VSS	VSS	P	Ground

Legend: I = Input, O = Output, P = Power

Note 1:   The programming high voltage is internally generated. To activate the Program/Verify mode, high voltage needs to be applied to $\overline{\text{MCLR}}$ input. Since the $\overline{\text{MCLR}}$ is used for a level source, $\overline{\text{MCLR}}$ does not draw any significant current.

PIC16F193X/LF193X/PIC16F194X/LF194X/

Table of Contents

2.0   DEVICE PINOUTS

The pin diagrams for the PIC16F193X/LF193X/PIC16F194X/LF194X/PIC16LF190X family are shown in Figure 2-1 through Figure 2-6. The pins that are required for programming are listed in Table 1-1 and shown in bold lettering in the pin diagrams.

FIGURE 2-1:   28-PIN PDIP/SOIC/SSOP DIAGRAM FOR PIC16F1933/1936/1938, PIC16LF1933/1936/1938 AND PIC16LF1902/1903/1906


FIGURE 2-2:   28-PIN QFN/UQFN PACKAGE DIAGRAM FOR PIC16F1933/1936/1938, PIC16LF1933/1936/1938 AND PIC16LF1902/1903/1906

© 2010 Microchip Technology Inc.

FIGURE 2-3: 40-PIN PDIP PACKAGE DIAGRAM FOR PIC16F1934/1937/1939, PIC16LF1934/ 1937/1939 AND PIC16LF1904/1907

40-pin PDIP

V_{PP}/$\overline{MCLR}$/RE3	→	1	40	← RB7/ICSPDAT
RA0	↔	2	39	↔ RB6/ICSPCLK
RA1	↔	3	38	↔ RB5
RA2	↔	4	37	↔ RB4
RA3	↔	5	36	↔ RB3
RA4	↔	6	35	↔ RB2
RA5	↔	7	34	↔ RB1
RE0	↔	8	33	↔ RB0
RE1	↔	9	32	← V_{DD}
RE2	↔	10	31	← V_{SS}
V_{DD}	→	11	30	↔ RD7
V_{SS}	→	12	29	↔ RD6
RA7	↔	13	28	↔ RD5
RA6	↔	14	27	↔ RD4
RC0	↔	15	26	↔ RC7
RC1	↔	16	25	↔ RC6
RC2	↔	17	24	↔ RC5
RC3	↔	18	23	↔ RC4
RD0	↔	19	22	↔ RD3
RD1	↔	20	21	↔ RD2

PIC16F1934/1937/1939
PIC16LF1934/1937/1939
PIC16LF1904/1907

FIGURE 2-4: 44-PIN QFN PACKAGE DIAGRAM FOR PIC16F1934/1937/1939 AND PIC16LF1934/1937/1939

44-pin QFN

PIC16F1934/1937/1939
PIC16LF1934/1937/1939

FIGURE 2-5: 44-PIN TQFP PACKAGE DIAGRAM FOR PIC16F1934/1937/1939, PIC16LF1934/ 1937/1939 AND PIC16LF1904/1907

**FIGURE 2-6:** 64-PIN TQFP, QFN PACKAGE DIAGRAM FOR PIC16F1946/PIC16LF1946 AND PIC16F1947/PIC16LF1947

Note: QFN package orientation is the same. No leads are present on the QFN package.

© 2010 Microchip Technology Inc.

FIGURE 2-7: **40-PIN UQFN (5X5) PACKAGE DIAGRAM FOR PIC16LF1904/1907**

40-Pin UQFN (5x5)

PIC16LF1904/1907

Top pins (40–31):
- 40 RC6/TX/CK/SEG9
- 39 RC5/SEG10
- 38 RC4/T1G/SEG11
- 37 RD3/SEG16
- 36 RD2/SEG28
- 35 RD1/SEG27
- 34 RD0/COM3
- 33 RC3/SEG6
- 32 RC2/SEG3
- 31 RC1/T1OSI

Left pins (1–10):
- 1 SEG8/DT/RX/RC7
- 2 SEG17/RD4
- 3 SEG18/RD5
- 4 SEG19/RD6
- 5 SEG20/RD7
- 6 VSS
- 7 VDD
- 8 SEG0/INT/AN12/RB0
- 9 VLCD1/SEG24/AN10/RB1
- 10 VLCD2/SEG25/AN8/RB2

Right pins (30–21):
- 30 RC0/T1OSO/T1CKI
- 29 RA6/CLKOUT/SEG1
- 28 RA7/CLKIN/SEG2
- 27 VSS
- 26 VDD
- 25 RE2/AN7/SEG23
- 24 RE1/AN6/SEG22
- 23 RE0/AN5/SEG21
- 22 RA5/AN4/SEG5
- 21 RA4/T0CKI/SEG4

Bottom pins (11–20):
- 11 VLCD3/SEG26/AN9/RB3
- 12 COM0/AN11/RB4
- 13 COM1/AN13/RB5
- 14 SEG14/ICDCLK/ICSPCLK/RB6
- 15 SEG13/ICDDAT/ICSPDAT/RB7
- 16 VPP/MCLR/RE3
- 17 SEG12/AN0/RA0
- 18 SEG7/AN1/RA1
- 19 COM2/AN2/RA2
- 20 SEG15/VREF+/AN3/RA3

© 2010 Microchip Technology Inc.

DS41397B-page 7

## 3.0 MEMORY MAP

The memory is broken into two sections: program memory and configuration memory. Only the size of the program memory changes between devices, the configuration memory remains the same.

FIGURE 3-1: PIC16LF1902 PROGRAM MEMORY MAPPING

© 2010 Microchip Technology Inc.

FIGURE 3-2: **PIC16F1933/PIC16LF1933, PIC16F1934/PIC16LF1934, PIC16LF1903/ PIC16LF1904 PROGRAM MEMORY MAPPING**

FIGURE 3-3: **PIC16F1936/PIC16LF1936, PIC16F1937/PIC16LF1937, PIC16F1946/PIC16LF1946/ PIC16LF1906/PIC16LF1907 PROGRAM MEMORY MAPPING**

FIGURE 3-4: **PIC16F1938/PIC16LF1938, PIC16F1939/PIC16LF1939, PIC16F1947/PIC16LF1947 PROGRAM MEMORY MAPPING**

PIC16F193X/LF193X/PIC16F194X/LF194X/

3.1 User ID Location

A user may store identification information (user ID) in four designated locations. The user ID locations are mapped to 8000h-8003h. Each location is 14 bits in length. Code protection has no effect on these memory locations. Each location may be read with code protection enabled or disabled.

> **Note:** MPLAB® IDE only displays the 7 Least Significant bits (LSb) of each user ID location, the upper bits are not read. It is recommended that only the 7 LSb's be used if MPLAB IDE is the primary tool used to read these addresses.

3.2 Device ID

The device ID word is located at 8006h. This location is read-only and cannot be erased or modified.

REGISTER 3-1: DEVICEID: DEVICE ID REGISTER[1]

R-q	R-q	R-q	R-q	R-q	R-q	R-q
DEV8	DEV7	DEV6	DEV5	DEV4	DEV3	DEV2
bit 13						bit 7

R-q	R-q	R-q	R-q	R-q	R-q	R-q
DEV1	DEV0	REV4	REV3	REV2	REV1	REV0
bit 6						bit 0

Legend:	P = Programmable bit	U = Unimplemented bit, read as '0'
R = Readable bit	W = Writable bit	'0' = Bit is cleared
-n = Value at POR	'1' = Bit is set	x = Bit is unknown

bit 13-5   **DEV<8:0>:** Device ID bits
These bits are used to identify the part number.

bit 4-0   **REV<4:0>:** Revision ID bits

These bits are used to identify the revision.

Note 1: This location cannot be written.

TABLE 3-1: **DEVICE ID VALUES**

DEVICE	DEVICE ID VALUES	
	DEV	REV
PIC16F1933	10 0011 000	x xxxx
PIC16F1934	10 0011 010	x xxxx
PIC16F1936	10 0011 011	x xxxx
PIC16F1937	10 0011 100	x xxxx
PIC16F1938	10 0011 101	x xxxx
PIC16F1939	10 0011 110	x xxxx
PIC16F1946	10 0101 000	x xxxx
PIC16F1947	10 0101 001	x xxxx
PIC16LF1933	10 0100 000	x xxxx
PIC16LF1934	10 0100 010	x xxxx
PIC16LF1936	10 0100 011	x xxxx
PIC16LF1937	10 0100 100	x xxxx
PIC16LF1938	10 0100 101	x xxxx
PIC16LF1939	10 0100 110	x xxxx
PIC16LF1946	10 0101 100	x xxxx
PIC16LF1947	10 0101 101	x xxxx
PIC16LF1902	10 1100 001	x xxxx
PIC16LF1903	10 1100 000	x xxxx
PIC16LF1904	10 1100 100	x xxxx
PIC16LF1906	10 1100 011	x xxxx
PIC16LF1907	10 1100 010	x xxxx

3.3   Configuration Words

The device has two Configuration Words, Configuration Word 1 (8007h) and Configuration Word 2 (8008h). The individual bits within these Configuration Words are used to enable or disable device functions such as the Brown-out Reset, code protection and Power-up Timer.

3.4   Calibration Words

The internal calibration values are factory calibrated and stored in Calibration Words 1 and 2 (8009h and 800Ah).

The Calibration Words do not participate in erase operations. The device can be erased without affecting the Calibration Words.

REGISTER 3-2: **CONFIGURATION WORD 1**

R/P-1[4]	R/P-1[4]	R/P-1	R/P-1	R/P-1	R/P-1[4]	R/P-1
FCMEN	IESO	$\overline{\text{CLKOUTEN}}$	BOREN1	BOREN0	$\overline{\text{CPD}}$	$\overline{\text{CP}}$
bit 13						bit 7

R/P-1	R/P-1	R/P-1	R/P-1	R/P-1[4]	R/P-1	R/P-1
MCLRE	$\overline{\text{PWRTE}}$	WDTE1	WDTE0	FOSC2	FOSC1	FOSC0
bit 6						bit 0

Legend:		U = Unimplemented bit, read as '0'
R = Readable bit	W = Writable bit	'0' = Bit is cleared
-n = Value at POR	'1' = Bit is set	x = Bit is unknown

bit 13 [4] **FCMEN:** Fail-Safe Clock Monitor Enable bit
1 = Fail-Safe Clock Monitor is enabled
0 = Fail-Safe Clock Monitor is disabled

bit 12[4] **IESO:** Internal External Switchover bit
1 = Internal/External Switchover mode is enabled
0 = Internal/External Switchover mode is disabled

bit 11 **CLKOUTEN:** Clock Out Enable bit
1 = CLKOUT function is disabled. I/O or oscillator function on RA6/CLKOUT
0 = CLKOUT function is enabled on RA6/CLKOUT

bit 10-9 **BOREN<1:0>:** Brown-out Reset Enable bits[1]
11 = BOR enabled
10 = BOR enabled during operation and disabled in Sleep
01 = BOR controlled by SBOREN bit of the PCON register
00 = BOR disabled

bit 8[4] **CPD:** Data Code Protection bit[2]
1 = Data memory code protection is disabled
0 = Data memory code protection is enabled

bit 7 **CP:** Code Protection bit[3]
1 = Program memory code protection is disabled
0 = Program memory code protection is enabled

bit 6 **MCLRE:** $\overline{\text{MCLR}}$/VPP Pin Function Select bit
If LVP bit = 1:
   This bit is ignored.
If LVP bit = 0:
     1 = $\overline{\text{MCLR}}$/VPP pin function is $\overline{\text{MCLR}}$; Weak pull-up enabled.
     0 = $\overline{\text{MCLR}}$/VPP pin function is digital input; $\overline{\text{MCLR}}$ internally disabled; Weak pull-up under control of port pin's WPU control bit.

bit 5 **PWRTE:** Power-up Timer Enable bit[1]
1 = PWRT disabled
0 = PWRT enabled

Note 1: Enabling Brown-out Reset does not automatically enable Power-up Timer.
   2: The entire data EEPROM will be erased when the code protection is turned off during an erase.
   3: The entire program memory will be erased when the code protection is turned off.
   4: Unemplemented on PIC16LF190X devices. This bit reads as '1'.
   5: For PIC16LF190X only.

REGISTER 3-2:   CONFIGURATION WORD 1 (CONTINUED)

bit 4-3   **WDTE<1:0>:** Watchdog Timer Enable bit
11 = WDT enabled
10 = WDT enabled while running and disabled in Sleep
01 = WDT controlled by the SWDTEN bit in the WDTCON register
00 = WDT disabled

bit 2-0   **FOSC<2:0>:** Oscillator Selection bits
111 = ECH: External Clock, High-Power mode: CLKIN on RA7/OSC1/CLKIN
110 = ECM: External Clock, Medium-Power mode: CLKIN on RA7/OSC1/CLKIN
101 = ECL: External Clock, Low-Power mode: CLKIN on RA7/OSC1/CLKIN
100 = INTOSC oscillator: I/O function on RA7/OSC1/CLKIN
011 = EXTRC oscillator: RC function on RA7/OSC1/CLKIN
010 = HS oscillator: High-speed crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
001 = XT oscillator: Crystal/resonator on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN
000 = LP oscillator: Low-power crystal on RA6/OSC2/CLKOUT pin and RA7/OSC1/CLKIN

bit 2[5]   **Unemplemented:** Read as '1'

bit 1-0[5]   **FOSC<1:0>:** Oscillator Selection bits

00 =   INTOSC Oscillator: I/O function on RA7/CLKIN
01 =   ECL: External Clock, Low-Power mode: CLKIN on RA7/OSC1/CLKIN
10 =   ECM: External Clock, Medium-Power mode: CLKIN on RA7/OSC1/CLKIN
11 =   ECH: External Clock, High-Power mode: CLKIN on RA7/CLKIN

Note 1:   Enabling Brown-out Reset does not automatically enable Power-up Timer.
    2:   The entire data EEPROM will be erased when the code protection is turned off during an erase.
    3:   The entire program memory will be erased when the code protection is turned off.
    4:   Unemplemented on PIC16LF190X devices. This bit reads as '1'.
    5:   For PIC16LF190X only.

© 2010 Microchip Technology Inc.   DS41397B-page 15

REGISTER 3-3: CONFIGURATION WORD 2

R/P-1	R/P-1	R/P-1[5]	R/P-1	R/P-1	R/P-1	U-1
LVP	$\overline{\text{DEBUG}}$	—	BORV	STVREN	PLLEN	—
bit 13						bit 7

U-1	R/P-1	R/P-1	U-1	U-1	R/P-1	R/P-1
—	VCAPEN1[1]	VCAPEN0[1] VCAPEN[2]	—	—	WRT1	WRT0
bit 6						bit 0

Legend:		U = Unimplemented bit, read as '0'
R = Readable bit	W = Writable bit	'0' = Bit is cleared
-n = Value at POR	'1' = Bit is set	x = Bit is unknown

bit 13   **LVP:** Low-Voltage Programming Enable bit[3]
      `1` = Low-voltage programming enabled
      `0` = $\overline{\text{MCLR}}$/VPP must be used for programming high voltage

bit 12   **DEBUG:** In-Circuit Debugger Mode bit
      `1` = In-Circuit Debugger disabled, RB6/ICSPCLK and RB7/ICSPDAT are general purpose I/O pins
      `0` = In-Circuit Debugger enabled, RB6/ICSPCLK and RB7/ICSPDAT are dedicated to the debugger

bit 11   **Unimplemented:** Read as '1'

bit 11[5]   **$\overline{\text{ULPBOR}}$:** Ultra Low-Power BOR Enable bit
      `1` = Ultra low-power BOR is disabled
      `0` = Ultra low-power BOR is enabled

bit 10   **BORV:** Brown-out Reset Voltage Selection bit
      `1` = Brown-out Reset voltage set to 1.9V
      `0` = Brown-out Reset voltage set to 2.7V

bit 9   **STVREN:** Stack Overflow/Underflow Reset Enable bit
      `1` = Stack overflow or underflow will cause a Reset
      `0` = Stack overflow or underflow will not cause a Reset

bit 8[4]   **PLLEN:** PLL Enable bit
      `1` = 4xPLL enabled
      `0` = 4xPLL disabled

bit 7-6   **Unimplemented:** Read as '1'

bit 5-4[1]   For the PIC16F1933/1934/1936/1937/1938/1939:
      VCAPEN<1:0>[1]: Voltage Regulator Capacitor Enable bits
      PIC16LF193x:
         These bits are unimplemented. All VCAP pin functions are disabled.
      PIC16F193x:
         `00` = VCAP functionality is enabled on RA0
         `01` = VCAP functionality is enabled on RA5
         `10` = VCAP functionality is enabled on RA6
         `11` = All VCAP pin functions are disabled

bit 5   **Unimplemented:** Read as '1'

Note 1: For PIC16F193X only.
     2: For PIC16F194X only.
     3: The LVP bit cannot be programmed to '`0`' when Programming mode is entered via LVP.
     4: Unemplemented on PIC16LF190X devices. This bit reads as '`1`'.
     5: For PIC16LF190X only.

REGISTER 3-3: **CONFIGURATION WORD 2 (CONTINUED)**

bit 4[(2, 4)] For the PIC16F1946/1947:
VCAPEN[(2)]**:** Voltage Regulator Capacitor Enable bits
PIC16LF194x:
    This bit is unimplemented. All VCAP pin functions are disabled.
PIC16F194x:
    0 = VCAP functionality is enabled on RF0
    1 = All VCAP pin functions are disabled

bit 3-2 **Unimplemented:** Read as '1'

bit 1-0 **WRT<1:0>:** Flash Memory Self-write Protection bits
    4 kW Flash memory (PIC16F1933/PIC16LF1933 and PIC16F1934/PIC16LF1934 only):
        11 = Write protection off
        10 = 000h to 1FFh write protected, 200h to FFFh may be modified by EECON control
        01 = 000h to 7FFh write protected, 800h to FFFh may be modified by EECON control
        00 = 000h to FFFh write protected, no addresses may be modified by EECON control
    8 kW Flash memory (PIC16F1936/PIC16LF1936, PIC16F1937/PIC16LF1937 and PIC16F1946/
    PIC16LF1946):
        11 = Write protection off
        10 = 000h to 1FFh write protected, 200h to 1FFFh may be modified by EECON control
        01 = 000h to FFFh write protected, 1000h to 1FFFh may be modified by EECON control
        00 = 000h to 1FFFh write protected, no addresses may be modified by EECON control
    16 kW Flash memory (PIC16F1938/PIC16LF1938, PIC16F1939/PIC16LF1939 and PIC16F1947/
    PIC16LF1947):
        11 = Write protection off
        10 = 000h to 1FFh write protected, 200h to 3FFFh may be modified by EECON control
        01 = 000h to 1FFFh write protected, 2000h to 3FFFh may be modified by EECON control
        00 = 000h to 3FFFh write protected, no addresses may be modified by EECON control

bit 1-0[(5)] **WRT<1:0>:** Flash Memory Self-Write Protection bits
    2 kW Flash memory: PIC16LF1902:
        11 = Write protection off
        10 = 000h to 1FFh write protected, 200h to 7FFh may be modified by PMCON control
        01 = 000h to 3FFh write protected, 400h to 7FFh may be modified by PMCON control
        00 = 000h to 7FFh write protected, no addresses may be modified by PMCON control
    4 kW Flash memory: PIC16LF1903/1904:
        11 = Write protection off
        10 = 000h to 1FFh write protected, 200h to FFFh may be modified by PMCON control
        01 = 000h to 7FFh write protected, 800h to FFFh may be modified by PMCON control
        00 = 000h to FFFh write protected, no addresses may be modified by PMCON control
    8 kW Flash memory: PIC16LF1906/1907:
        11 = Write protection off
        10 = 000h to 1FFh write protected, 200h to 1FFFh may be modified by PMCON control
        01 = 000h to FFFh write protected, 1000h to 1FFFh may be modified by PMCON control
        00 = 000h to 1FFFh write protected, no addresses may be modified by PMCON control

Note 1: For PIC16F193X only.
    2: For PIC16F194X only.
    3: The LVP bit cannot be programmed to '0' when Programming mode is entered via LVP.
    4: Unemplemented on PIC16LF190X devices. This bit reads as '1'.
    5: For PIC16LF190X only.

4.0 PROGRAM/VERIFY MODE

In Program/Verify mode, the program memory and the configuration memory can be accessed and programmed in serial fashion. ICSPDAT and ICSPCLK are used for the data and the clock, respectively. All commands and data words are transmitted LSb first. Data changes on the rising edge of the ICSPCLK and latched on the falling edge. In Program/Verify mode both the ICSPDAT and ICSPCLK are Schmitt Trigger inputs. The sequence that enters the device into Program/Verify mode places all other logic into the Reset state. Upon entering Program/Verify mode, all I/O's are automatically configured as high-impedance inputs and the address is cleared.

4.1 High-Voltage Program/Verify Mode Entry and Exit

There are two different methods of entering Program/Verify mode via high-voltage:

- VPP – First entry mode
- VDD – First entry mode

4.1.1 VPP – FIRST ENTRY MODE

To enter Program/Verify mode via the VPP-first method the following sequence must be followed:

1. Hold ICSPCLK and ICSPDAT low. All other pins should be unpowered.
2. Raise the voltage on $\overline{\text{MCLR}}$ from 0V to VIHH.
3. Raise the voltage on VDD from 0V to the desired operating voltage.

The VPP-first entry prevents the device from executing code prior to entering Program/Verify mode. For example, when the Configuration Word has $\overline{\text{MCLR}}$ disabled (MCLRE = 0), the power-up time is disabled ($\overline{\text{PWRTE}}$ = 0), the internal oscillator is selected (FOSC = 100), and RB6 and RB7 are driven by the user application, the device will execute code. Since this may prevent entry, VPP-first entry mode is strongly recommended. See the timing diagram in Figure 8-3.

4.1.2 VDD – FIRST ENTRY MODE

To enter Program/Verify mode via the VDD-first method the following sequence must be followed:

1. Hold ICSPCLK and ICSPDAT low.
2. Raise the voltage on VDD from 0V to the desired operating voltage.
3. Raise the voltage on $\overline{\text{MCLR}}$ from VDD or below to VIHH.

The VDD-first method is useful when programming the device when VDD is already applied, for it is not necessary to disconnect VDD to enter Program/Verify mode. See the timing diagram in Figure 8-2.

4.1.3 PROGRAM/VERIFY MODE EXIT

To exit Program/Verify mode take $\overline{\text{MCLR}}$ to VDD or lower (VIL). See Figures 8-4 and 8-5.

4.2 Low-Voltage Programming (LVP) Mode

The Low-Voltage Programming mode allows the PIC16F193X/LF193X/PIC16F194X/LF194X/ PIC16LF190X devices to be programmed using VDD only, without high voltage. When the LVP bit of the Configuration Word 2 register is set to '1', the low-voltage ICSP programming entry is enabled. To disable the Low-Voltage ICSP mode, the LVP bit must be programmed to '0'. This can only be done while in the High-Voltage Entry mode.

Entry into the Low-Voltage ICSP Program/Verify modes requires the following steps:

1. $\overline{\text{MCLR}}$ is brought to VIL.
2. A 32-bit key sequence is presented on ICSPDAT, while clocking ICSPCLK.

The key sequence is a specific 32-bit pattern, '0100 1101 0100 0011 0100 1000 0101 0000' (more easily remembered as MCHP in ASCII). The device will enter Program/Verify mode only if the sequence is valid. The Least Significant bit of the Least Significant nibble must be shifted in first.

Once the key sequence is complete, $\overline{\text{MCLR}}$ must be held at VIL for as long as Program/Verify mode is to be maintained.

For low-voltage programming timing, see Figures 8-9 and 8-10.

Exiting Program/Verify mode is done by no longer driving $\overline{\text{MCLR}}$ to VIL. See Figures 8-9 and 8-10.

> **Note:** To enter LVP mode, the LSB of the Least Significant nibble must be shifted in first. This differs from entering the key sequence on other parts.

© 2010 Microchip Technology Inc.

4.3 Program/Verify Commands

The PIC16F193X/194X and PIC16LF193X/194X/190X implement 13 programming commands, each six bits in length. The commands are summarized in Table 4-1.

Commands that have data associated with them are specified to have a minimum delay of T_{DLY} between the command and the data. After this delay 16 clocks are required to either clock in or clock out the 14-bit data word. The first clock is for the Start bit and the last clock is for the Stop bit.

TABLE 4-1: COMMAND MAPPING FOR PIC16F193X/LF193X/PIC16F194X/LF194X/PIC16LF190X

| Command	Mapping							Data/Note
	Binary (MSb … LSb)						Hex	
Load Configuration	x	0	0	0	0	0	00h	0, data (14), 0
Load Data For Program Memory	x	0	0	0	1	0	02h	0, data (14), 0
Load Data For Data Memory	x	0	0	0	1	1	03h	0, data (8), zero (6), 0
Read Data From Program Memory	x	0	0	1	0	0	04h	0, data (14), 0
Read Data From Data Memory	x	0	0	1	0	1	05h	0, data (8), zero (6), 0
Increment Address	x	0	0	1	1	0	06h	—
Reset Address	x	1	0	1	1	0	16h	—
Begin Internally Timed Programming	x	0	1	0	0	0	08h	—
Begin Externally Timed Programming	x	1	1	0	0	0	18h	—
End Externally Timed Programming	x	0	1	0	1	0	0Ah	—
Bulk Erase Program Memory	x	0	1	0	0	1	09h	Internally Timed
Bulk Erase Data Memory	x	0	1	0	1	1	0Bh	Internally Timed
Row Erase Program Memory	x	1	0	0	0	1	11h	Internally Timed

4.3.1 LOAD CONFIGURATION

The Load Configuration command is used to access the configuration memory (User ID Locations, Configuration Words, Calibration Words). The Load Configuration command sets the address to 8000h and loads the data latches with one word of data (see Figure 4-1).

After issuing the Load Configuration command, use the Increment Address command until the proper address to be programmed is reached. The address is then programmed by issuing either the Begin Internally Timed Programming or Begin Externally Timed Programming command.

> **Note:** Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.

The only way to get back to the program memory (address 0) is to exit Program/Verify mode or issue the Reset Address command after the configuration memory has been accessed by the Load Configuration command.

FIGURE 4-1: LOAD CONFIGURATION

4.3.2 LOAD DATA FOR PROGRAM MEMORY

The Load Data for Program Memory command is used to load one 14-bit word into the data latches. The word programs into program memory after the Begin Internally Timed Programming or Begin Externally Timed Programming command is issued (see Figure 4-2).

FIGURE 4-2: LOAD DATA FOR PROGRAM MEMORY

4.3.3   LOAD DATA FOR DATA MEMORY

The Load Data for Data Memory command will load a 14-bit "data word" when 16 cycles are applied. However, the data memory is only 8 bits wide and thus, only the first 8 bits of data after the Start bit will be programmed into the data memory. It is still necessary to cycle the clock the full 16 cycles in order to allow the internal circuitry to reset properly (see Figure 4-3).

FIGURE 4-3:   LOAD DATA FOR DATA MEMORY COMMAND

4.3.4   READ DATA FROM PROGRAM MEMORY

The Read Data from Program Memory command will transmit data bits out of the program memory map currently accessed, starting with the second rising edge of the clock input. The ICSPDAT pin will go into Output mode on the first falling clock edge, and it will revert to Input mode (high-impedance) after the 16th falling edge of the clock. If the program memory is code-protected (CP), the data will be read as zeros (see Figure 4-4).

FIGURE 4-4:   READ DATA FROM PROGRAM MEMORY

4.3.5 READ DATA FROM DATA MEMORY

The Read Data from Data Memory command will transmit data bits out of the data memory starting with the second rising edge of the clock input. The ICSPDAT pin will go into Output mode on the second rising edge, and it will revert to Input mode (high-impedance) after the 16th rising edge. The data memory is 8 bits wide, and therefore, only the first 8 bits that are output are actual data. If the data memory is code-protected, the data is read as all zeros. A timing diagram of this command is shown in Figure 4-5.

**FIGURE 4-5: READ DATA FROM DATA MEMORY COMMAND**

4.3.6 INCREMENT ADDRESS

The address is incremented when this command is received. It is not possible to decrement the address. To reset this counter, the user must use the Reset Address command or exit Program/Verify mode and re-enter it.

If the address is incremented from address 7FFFh, it will wrap around to location 0000h. If the address is incremented from FFFFh, it will wrap around to location 8000h.

FIGURE 4-6: INCREMENT ADDRESS

4.3.7   RESET ADDRESS

The Reset Address command will reset the address to 0000h, regardless of the current value. The address is used in program memory or the configuration memory.

**FIGURE 4-7:   RESET ADDRESS**

4.3.8   BEGIN INTERNALLY TIMED PROGRAMMING

A Load Configuration or Load Data for Program Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. An internal timing mechanism executes the write. The user must allow for the program cycle time, T_{PINT}, for the programming to complete.

The End Externally Timed Programming command is not needed when the Begin Internally Timed Programming is used to start the programming.

The program memory address that is being programmed is not erased prior to being programmed. However, the EEPROM memory address that is being programmed is erased prior to being programmed with internally timed programming.

FIGURE 4-8:   BEGIN INTERNALLY TIMED PROGRAMMING

4.3.9 BEGIN EXTERNALLY TIMED PROGRAMMING

A Load Configuration, Load Data for Program Memory or Load Data for Data Memory command must be given before every Begin Programming command. Programming of the addressed memory will begin after this command is received. To complete the programming, the End Externally Timed Programming command must be sent in the specified time window defined by T_{PEXT}. No internal erase is performed for the data EEPROM, therefore, the device should be erased prior to executing this command (see Figure 4-9).

Externally timed writes are not supported for Configuration and Calibration bits. Any externally timed write to the Configuration or Calibration Word will have no effect on the targeted word.

**FIGURE 4-9: BEGIN EXTERNALLY TIMED PROGRAMMING**

4.3.10 END EXTERNALLY TIMED PROGRAMMING

This command is required after a Begin Externally Timed Programming command is given. This command must be sent within the time window specified by T_{PEXT} after the Begin Externally Timed Programming command is sent.

After sending the End Externally Timed Programming command, an additional delay (T_{DIS}) is required before sending the next command. This delay is longer than the delay ordinarily required between other commands (see Figure 4-10).

FIGURE 4-10: END EXTERNALLY TIMED PROGRAMMING

© 2010 Microchip Technology Inc.

4.3.11 BULK ERASE PROGRAM MEMORY

The Bulk Erase Program Memory command performs two different functions dependent on the current state of the address.

 Address 0000h-7FFFh:

Program Memory is erased

Configuration Words are erased

If $\overline{CPD}$ = 0, Data Memory is erased

 Address 8000h-8008h:

Program Memory is erased

Configuration Words are erased

User ID Locations are erased

If $\overline{CPD}$ = 0, Data Memory is erased

A Bulk Erase Program Memory command should not be issued when the address is greater than 8008h.

After receiving the Bulk Erase Program Memory command the erase will not complete until the time interval, T_{ERAB}, has expired.

Note:	The code protection Configuration bit ($\overline{CP}$) has no effect on the Bulk Erase Program Memory command.

FIGURE 4-11: BULK ERASE PROGRAM MEMORY

4.3.12 BULK ERASE DATA MEMORY

To perform an erase of the data memory, after a Bulk Erase Data Memory command, wait a minimum of T_{ERAB} to complete Bulk Erase.

To erase data memory when data code-protect is active ($\overline{CPD}$ = 0), the Bulk Erase Program Memory command should be used.

After receiving the Bulk Erase Data Memory command, the erase will not complete until the time interval, T_{ERAB}, has expired.

Note:	Data memory will not erase if code-protected ($\overline{CPD}$ = 0).

FIGURE 4-12: BULK ERASE DATA MEMORY COMMAND

4.3.13 ROW ERASE PROGRAM MEMORY

The Row Erase Program Memory command will erase an individual row. A row of program memory consists of 32 consecutive 14-bit words. A row is addressed by the address PC<15:5>. If the program memory is code-protected, the Row Erase Program Memory command will be ignored. When the address is 8000h-8008h the Row Erase Program Memory command will only erase the user ID locations regardless of the setting of the $\overline{CP}$ Configuration bit.

After receiving the Row Erase Program Memory command the erase will not complete until the time interval, T$_{ERAR}$, has expired.

FIGURE 4-13: ROW ERASE PROGRAM MEMORY

© 2010 Microchip Technology Inc.

5.0 PROGRAMMING ALGORITHMS

The devices have the capability of storing eight 14-bit words in its data latches. The data latches are internal and are only used for programming. The data latches allow the user to program up to eight program words with a single Begin Externally Timed Programming or Begin Internally Timed Programming command. The Load Program Data or the Load Configuration command is used to load a single data latch. The data latch will hold the data until the Begin Externally Timed Programming or Begin Internally Timed Programming command is given.

The data latches are aligned with the 3 LSb of the address. The address at the time the Begin Externally Timed Programming or Begin Internally Timed Programming command is given will determine which location(s) in memory are written. Writes cannot cross a physical eight-word boundary. For example, attempting to write from address 0002h-0009h will result in data being written to 0008h-000Fh.

If more than 8 data latches are written without a Begin Externally Timed Programming or Begin Internally Timed Programming command the data in the data latches will be overwritten. The following figures show the recommended flowcharts for programming.

FIGURE 5-1: DEVICE PROGRAM/VERIFY FLOWCHART

```
                    ╭─────────╮
                    │  Start  │
                    ╰─────────╯
                         │
                         ▼
                ┌──────────────────┐
                │     Enter        │
                │ Programming Mode │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │   Bulk Erase     │
                │     Device       │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │  Write Program   │
                │  Memory(1)       │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │  Write User IDs  │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │   Write Data     │
                │   Memory(3)      │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │  Verify Program  │
                │     Memory       │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │  Verify User IDs │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │   Verify Data    │
                │     Memory       │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │Write Configuration│
                │   Words(2)       │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │Verify Configuration│
                │     Words        │
                └──────────────────┘
                         │
                         ▼
                ┌──────────────────┐
                │ Exit Programming │
                │      Mode        │
                └──────────────────┘
                         │
                         ▼
                    ╭─────────╮
                    │  Done   │
                    ╰─────────╯
```

Note 1: See Figure 5-2.
  2: See Figure 5-5.
  3: See Figure 5-6.


FIGURE 5-2: **PROGRAM MEMORY FLOWCHART**

Note 1: This step is optional if device has already been erased or has not been previously programmed.
2: If the device is code-protected or must be completely erased, then Bulk Erase device per Figure 5-8.
3: See Figure 5-3 or Figure 5-4.

**FIGURE 5-3:** ONE-WORD PROGRAM CYCLE

Program Cycle

Load Data
for
Program Memory

Begin
Programming
Command
(Internally timed)

Begin
Programming
Command
(Externally timed)[1]

Wait TPINT

Wait TPEXT

End
Programming
Command

Wait TDIS

Note 1: Externally timed writes are not supported for Configuration and Calibration bits.

FIGURE 5-4: MULTIPLE-WORD PROGRAM CYCLE

Program Cycle

Load Data
for
Program Memory — Latch 1

↓

Increment
Address
Command

↓

Load Data
for
Program Memory — Latch 2

●
●
●

Increment
Address
Command

↓

Load Data
for
Program Memory — Latch 8

↓ (left branch) / ↓ (right branch)

Begin
Programming
Command
(Internally timed)

Begin
Programming
Command
(Externally timed)

↓   ↓

Wait T_{PINT}

Wait T_{PEXT}

↓

End
Programming
Command

↓

Wait T_{DIS}

FIGURE 5-5: **CONFIGURATION MEMORY PROGRAM FLOWCHART**

Note 1: This step is optional if device is erased or not previously programmed.
2: See Figure 5-3.

FIGURE 5-6: **DATA MEMORY PROGRAM FLOWCHART**

Note 1: See Figure 5-7.

FIGURE 5-7: DATA MEMORY PROGRAM CYCLE

Program Cycle

Load Data
for
Data Memory

Begin
Programming
Command
(Internally timed)

Begin
Programming
Command
(Externally timed)

Wait T_{PINT}

Wait T_{PEXT}

End
Programming
Command

Wait T_{DIS}

FIGURE 5-8: ERASE FLOWCHART

Start

Load Configuration

Bulk Erase
Program Memory

Bulk Erase
Data Memory

Done

Note: This sequence does not erase the Calibration Words.

© 2010 Microchip Technology Inc.

6.0 CODE PROTECTION

Code protection is controlled using the $\overline{CP}$ bit in Configuration Word 1. When code protection is enabled, all program memory locations (0000h-7FFFh) read as all '0'. Further programming is disabled for the program memory (0000h-7FFFh). Program memory can still be programmed and read during program execution.

Data memory is protected with its own Code-Protect bit ($\overline{CPD}$). When data code protection is enabled ($\overline{CPD}$ = 0), all data memory locations read as '0'. Further programming is disabled for the data memory. Data memory can still be programmed and read during program execution.

The user ID locations and Configuration Words can be programmed and read out regardless of the code protection settings.

6.1 Program Memory

Code protection is enabled by programming the $\overline{CP}$ bit in Configuration Word 1 register to '0'.

The only way to disable code protection is to use the Bulk Erase Program Memory command.

6.2 Data Memory

Data memory protection is enabled by programming the $\overline{CPD}$ bit in Configuration Word 1 register to '0'.

The only way to disable code protection is to use the Bulk Erase Program Memory command.

> **Note:** To ensure system security, if $\overline{CPD}$ bit = 0, the Bulk Erase Program Memory command will also erase data memory.

7.0 HEX FILE USAGE

In the hex file there are two bytes per program word stored in the Intel® INHX32 hex format. Data is stored LSB first, MSB second. Because there are two bytes per word, the addresses in the hex file are 2x the address in program memory. (Example: The Configuration Word 1 is stored at 8007h on the PIC16F193X/LF193X/PIC16F194X/LF194X/ PIC16LF190X. In the hex file this will be referenced as 1000Eh-1000Fh).

7.1 Configuration Word

To allow portability of code, it is strongly recommended that the programmer is able to read the Configuration Words and user ID locations from the hex file. If the Configuration Words information was not present in the hex file, a simple warning message may be issued. Similarly, while saving a hex file, Configuration Words and user ID information should be included.

7.2 Device ID and Revision

If a device ID is present in the hex file at 1000Ch-1000Dh (8006h on the part), the programmer should verify the device ID (excluding the revision) against the value read from the part. On a mismatch condition the programmer should generate a warning message.

7.3 Data EEPROM

The programmer should be able to read data memory information from a hex file and write data memory contents to a hex file.

The physical address range of the 256 data memory is 0000h-00FFh. However, these addresses are logically mapped to address 1E000h-1E1FFh in the hex file. This provides a way of differentiating between the data and program memory locations in this range. The format for data memory storage is one data byte per address location, LSb aligned.

PIC16F193X/LF193X/PIC16F194X/LF194X/

7.4 Checksum Computation

The checksum is calculated by two different methods dependent on the setting of the $\overline{CP}$ Configuration bit.

TABLE 7-1: CONFIGURATION WORD MASK VALUES

Device	Config. Word 1 Mask	Config. Word 2 Mask
PIC16F1933	3FFFh	3733h
PIC16LF1933	3FFFh	3703h
PIC16F1934	3FFFh	3733h
PIC16LF1934	3FFFh	3703h
PIC16F1936	3FFFh	3733h
PIC16LF1936	3FFFh	3703h
PIC16F1937	3FFFh	3733h
PIC16LF1937	3FFFh	3703h
PIC16F1938	3FFFh	3733h
PIC16LF1938	3FFFh	3703h
PIC16F1939	3FFFh	3733h
PIC16LF1939	3FFFh	3703h
PIC16F1946	3FFFh	3733h
PIC16LF1946	3FFFh	3703h
PIC16F1947	3FFFh	3713h
PIC16LF1947	3FFFh	3703h
PIC16LF1902	0EFBh	3E03h
PIC16LF1903	0EFBh	3E03h
PIC16LF1904	0EFBh	3E03h
PIC16LF1906	0EFBh	3E03h
PIC16LF1907	0EFBh	3E03h

7.4.1 PROGRAM CODE PROTECTION DISABLED

With the program code protection disabled, the checksum is computed by reading the contents of the PIC16F193X/LF193X/PIC16F194X/LF194X/ PIC16LF190X program memory locations and adding up the program memory data starting at address 0000h, up to the maximum user addressable location (e.g., 1FFFH for the PIC16F1936). Any Carry bit exceeding 16 bits are ignored. Additionally, the relevant bits of the Configuration Words are added to the checksum. All unimplemented Configuration bits are masked to '0'.

Note: Data memory does not effect the checksum.

EXAMPLE 7-1: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED PIC16F1936, BLANK DEVICE

PIC16F1936	Sum of Memory addresses 0000h-1FFFh	E000h
	Configuration Word 1	3FFFh
	Configuration Word 1 mask	3FFFh
	Configuration Word 2	3FFFh
	Configuration Word 2 mask[1]	3733h
	Checksum	= E000h + (3FFFh and 3FFFh) + (3FFFh and 3733h)
		= E000h + 3FFFh + 3733h
		= 5732h

Note 1: In PIC16F194X devices, the VCAPEN<1> bit is not implemented in Configuration Word 2 and the Configuration Word 2 mask is 3713h.

© 2010 Microchip Technology Inc.

EXAMPLE 7-2: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION DISABLED
PIC16LF1936, 00AAh AT FIRST AND LAST ADDRESS

PIC16LF1936	Sum of Memory addresses 0000h-1FFFh	6156h
	Configuration Word 1	3FFFh
	Configuration Word 1 mask	3FFFh
	Configuration Word 2	3FFFh
	Configuration Word 2 mask[1]	3703h

Checksum = 6156h + (3FFFh and 3FFFh) + (3FFFh and 3703h)
= 6156h + 3FFFh + 3703h
= D858h

Note 1: In PIC16F194X devices, the VCAPEN<1> bit is not implemented in Configuration Word 2 and the Configuration Word 2 mask is 3713h.

7.4.2 PROGRAM CODE PROTECTION ENABLED

With the program code protection enabled the checksum is computed in the following manner. The Least Significant nibble of each user ID is used to create a 16-bit value. The masked value of user ID location 8000h is the Most Significant nibble. This sum of user IDs is summed with the Configuration Words (all unimplemented Configuration bits are masked to '0').

> **Note:** Data memory does not effect the checksum.

EXAMPLE 7-3: CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED
PIC16F1936, BLANK DEVICE

PIC16F1936	Configuration Word 1	3F7Fh
	Configuration Word 1 mask	3FFFh
	Configuration Word 2	3FFFh
	Configuration Word 2 mask[1]	3733h
	User ID (8000h)	0005h
	User ID (8001h)	0007h
	User ID (8002h)	0003h
	User ID (8003h)	0002h

Sum of User IDs = (0005h and 000Fh) << 12 + (0007h and 000Fh) << 8 +
(0003h and 000Fh) << 4 + (0002h and 000Fh)
= 5000h + 0700h + 0030h + 0002h
= 5732h

Checksum = (3F7Fh and 3FFFh) + (3FFFh and 3733h) + Sum of User IDs
= 3F7Fh + 3773h + 5732h
= CDE4h

Note 1: In PIC16F194X devices, the VCAPEN<1> bit is not implemented in Configuration Word 2 and the Configuration Word 2 mask is 3713h.

PIC16F193X/LF193X/PIC16F194X/LF194X/

EXAMPLE 7-4: **CHECKSUM COMPUTED WITH PROGRAM CODE PROTECTION ENABLED PIC16LF1936, 00AAh AT FIRST AND LAST ADDRESS**

PIC16LF1936	Configuration Word 1	3F7Fh
	Configuration Word 1 mask	3FFFh
	Configuration Word 2	3FFFh
	Configuration Word 2 mask[1]	3703h
	User ID (8000h)	000Dh
	User ID (8001h)	0008h
	User ID (8002h)	0005h
	User ID (8003h)	0008h

Sum of User IDs = (000Dh and 000Fh) << 12 + (0008h and 000Fh) << 8 +
                  (0005h and 000Fh) << 4 + (0008h and 000Fh)
               = D000h + 0800h + 0050h + 0008h
               = D858h

Checksum = (3F7Fh and 3FFFh) + (3FFFh and 3703h) + Sum of User IDs
          = 3F7Fh + 3703h + D858h
          = 4EDAh

Note 1: In PIC16F194X devices, the VCAPEN<1> bit is not implemented in Configuration Word 2 and the Configuration Word 2 mask is 3713h.

© 2010 Microchip Technology Inc.

8.0 ELECTRICAL SPECIFICATIONS

Refer to device specific data sheet for absolute maximum ratings.

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS			Standard Operating Conditions Production tested at 25°C				
Sym.	Characteristics		Min.	Typ.	Max.	Units	Conditions/Comments
Supply Voltages and currents							
V$_{DD}$	**V$_{DD}$**						
	Read/Write and Row Erase operations	PIC16F193X/ PIC16F194X	2.1	—	5.5	V	
		PIC16LF193X/ PIC16LF194X	2.1	—	3.6	V	
		PIC16LF190X	1.8	—	3.6	V	
	Bulk Erase operations	PIC16F193X/ PIC16F194X	2.7	—	5.5	V	
		PIC16LF193X/ PIC16LF194X	2.7	—	3.6	V	
		PIC16LF190X	2.6	—	3.6	V	
I$_{DDI}$	Current on V$_{DD}$, Idle		—	—	1.0	mA	
I$_{DDP}$	Current on V$_{DD}$, Programming		—	—	3.0	mA	
	V$_{PP}$						
I$_{PP}$	Current on $\overline{MCLR}$/V$_{PP}$		—	—	600	µA	
V$_{IHH}$	High voltage on $\overline{MCLR}$/V$_{PP}$ for Program/Verify mode entry		8.0	—	9.0	V	
T$_{VHHR}$	$\overline{MCLR}$ rise time (V$_{IL}$ to V$_{IHH}$) for Program/Verify mode entry		—	—	1.0	µs	
	I/O pins						
V$_{IH}$	(ICSPCLK, ICSPDAT, $\overline{MCLR}$/V$_{PP}$) input high level		0.8 V$_{DD}$	—	—	V	
V$_{IL}$	(ICSPCLK, ICSPDAT, $\overline{MCLR}$/V$_{PP}$) input low level		—	—	0.2 V$_{DD}$	V	
V$_{OH}$	ICSPDAT output high level		V$_{DD}$-0.7 V$_{DD}$-0.7 V$_{DD}$-0.7	—	—	V	I$_{OH}$ = 3.5 mA, V$_{DD}$ = 5V I$_{OH}$ = 3 mA, V$_{DD}$ = 3.3V I$_{OH}$ = 2 mA, V$_{DD}$ = 1.8V
V$_{OL}$	ICSPDAT output low level		—	—	V$_{SS}$+0.6 V$_{SS}$+0.6 V$_{SS}$+0.6	V	I$_{OH}$ = 8 mA, V$_{DD}$ = 5V I$_{OH}$ = 6 mA, V$_{DD}$ = 3.3V I$_{OH}$ = 3 mA, V$_{DD}$ = 1.8V
Programming mode entry and exit							
T$_{ENTS}$	Programing mode entry setup time: ICSPCLK, ICSPDAT setup time before V$_{DD}$ or $\overline{MCLR}$↑		100	—	—	ns	
T$_{ENTH}$	Programing mode entry hold time: ICSPCLK, ICSPDAT hold time after V$_{DD}$ or $\overline{MCLR}$↑		250	—	—	µs	
Serial Program/Verify							
T$_{CKL}$	Clock Low Pulse Width		100	—	—	ns	
T$_{CKH}$	Clock High Pulse Width		100	—	—	ns	
T$_{DS}$	Data in setup time before clock↓		100	—	—	ns	
T$_{DH}$	Data in hold time after clock↓		100	—	—	ns	
T$_{CO}$	Clock↑ to data out valid (during a Read Data command)		0	—	80	ns	
T$_{LZD}$	Clock↓ to data low-impedance (during a Read Data command)		0	—	80	ns	
T$_{HZD}$	Clock↓ to data high-impedance (during a Read Data command)		0	—	80	ns	
T$_{DLY}$	Data input not driven to next clock input (delay required between command/data or command/command)		1.0	—	—	µs	
T$_{ERAB}$	Bulk Erase cycle time		—	—	5	ms	
T$_{ERAR}$	Row Erase cycle time		—	—	2.5	ms	

TABLE 8-1: AC/DC CHARACTERISTICS TIMING REQUIREMENTS FOR PROGRAM/VERIFY MODE

AC/DC CHARACTERISTICS		Standard Operating Conditions Production tested at 25°C				
Sym.	Characteristics	Min.	Typ.	Max.	Units	Conditions/Comments
T_{PINT}	Internally timed programming operation time	—	—	2.5 5 5	ms	Program memory Configuration words Data EEPROM
T_{PEXT}	Externally timed programming pulse	1.0	—	2.1	ms	**Note 1**
T_{DIS}	Time delay from program to compare (HV discharge time)	300	—	—	μs	
T_{EXIT}	Time delay when exiting Program/Verify mode	1	—	—	μs	

Note 1: Externally timed writes are not supported for Configuration and Calibration bits.

8.1 AC Timing Diagrams

FIGURE 8-2: PROGRAMMING MODE ENTRY – V_{DD} FIRST

FIGURE 8-3: PROGRAMMING MODE ENTRY – V_{PP} FIRST

FIGURE 8-4: PROGRAMMING MODE EXIT – V_{PP} LAST

FIGURE 8-5: PROGRAMMING MODE EXIT – V_{DD} LAST

FIGURE 8-6: CLOCK AND DATA TIMING

FIGURE 8-7: WRITE COMMAND-PAYLOAD TIMING

FIGURE 8-8: **READ COMMAND-PAYLOAD TIMING**

FIGURE 8-9: **LVP ENTRY (POWERING UP)**

FIGURE 8-10: **LVP ENTRY (POWERED)**

Note 1: Sequence matching can start with no edge on $\overline{MCLR}$ first.

PIC16F193X/LF193X/PIC16F194X/LF194X/

APPENDIX A: REVISION HISTORY

Revision A (09/2009)

Original release of this document.

Revision B (08/2010)

Revised Pin Diagrams; Added Notes to sections 4.3.1; Revised 4.3.9; Added Note 1 to Figure 5-3; Added Note 1 to Table 8-1; Other minor corrections; Added PIC16LF190X devices.

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.

- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.

- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.

- Microchip is willing to work with the customer who is concerned about the integrity of their code.

- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC32 logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-460-5

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM
CERTIFIED BY DNV
ISO/TS 16949:2002

Worldwide Sales and Service

AMERICAS

Corporate Office
2355 West Chandler Blvd.
Chandler, AZ 85224-6199
Tel: 480-792-7200
Fax: 480-792-7277
Technical Support:
http://support.microchip.com
Web Address:
www.microchip.com

Atlanta
Duluth, GA
Tel: 678-957-9614
Fax: 678-957-1455

Boston
Westborough, MA
Tel: 774-760-0087
Fax: 774-760-0088

Chicago
Itasca, IL
Tel: 630-285-0071
Fax: 630-285-0075

Cleveland
Independence, OH
Tel: 216-447-0464
Fax: 216-447-0643

Dallas
Addison, TX
Tel: 972-818-7423
Fax: 972-818-2924

Detroit
Farmington Hills, MI
Tel: 248-538-2250
Fax: 248-538-2260

Kokomo
Kokomo, IN
Tel: 765-864-8360
Fax: 765-864-8387

Los Angeles
Mission Viejo, CA
Tel: 949-462-9523
Fax: 949-462-9608

Santa Clara
Santa Clara, CA
Tel: 408-961-6444
Fax: 408-961-6445

Toronto
Mississauga, Ontario,
Canada
Tel: 905-673-0699
Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office
Suites 3707-14, 37th Floor
Tower 6, The Gateway
Harbour City, Kowloon
Hong Kong
Tel: 852-2401-1200
Fax: 852-2401-3431

Australia - Sydney
Tel: 61-2-9868-6733
Fax: 61-2-9868-6755

China - Beijing
Tel: 86-10-8528-2100
Fax: 86-10-8528-2104

China - Chengdu
Tel: 86-28-8665-5511
Fax: 86-28-8665-7889

China - Chongqing
Tel: 86-23-8980-9588
Fax: 86-23-8980-9500

China - Hong Kong SAR
Tel: 852-2401-1200
Fax: 852-2401-3431

China - Nanjing
Tel: 86-25-8473-2460
Fax: 86-25-8473-2470

China - Qingdao
Tel: 86-532-8502-7355
Fax: 86-532-8502-7205

China - Shanghai
Tel: 86-21-5407-5533
Fax: 86-21-5407-5066

China - Shenyang
Tel: 86-24-2334-2829
Fax: 86-24-2334-2393

China - Shenzhen
Tel: 86-755-8203-2660
Fax: 86-755-8203-1760

China - Wuhan
Tel: 86-27-5980-5300
Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252
Fax: 86-29-8833-7256

China - Xiamen
Tel: 86-592-2388138
Fax: 86-592-2388130

China - Zhuhai
Tel: 86-756-3210040
Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore
Tel: 91-80-3090-4444
Fax: 91-80-3090-4123

India - New Delhi
Tel: 91-11-4160-8631
Fax: 91-11-4160-8632

India - Pune
Tel: 91-20-2566-1512
Fax: 91-20-2566-1513

Japan - Yokohama
Tel: 81-45-471- 6166
Fax: 81-45-471-6122

Korea - Daegu
Tel: 82-53-744-4301
Fax: 82-53-744-4302

Korea - Seoul
Tel: 82-2-554-7200
Fax: 82-2-558-5932 or
82-2-558-5934

Malaysia - Kuala Lumpur
Tel: 60-3-6201-9857
Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870
Fax: 60-4-227-4068

Philippines - Manila
Tel: 63-2-634-9065
Fax: 63-2-634-9069

Singapore
Tel: 65-6334-8870
Fax: 65-6334-8850

Taiwan - Hsin Chu
Tel: 886-3-6578-300
Fax: 886-3-6578-370

Taiwan - Kaohsiung
Tel: 886-7-213-7830
Fax: 886-7-330-9305

Taiwan - Taipei
Tel: 886-2-2500-6610
Fax: 886-2-2508-0102

Thailand - Bangkok
Tel: 66-2-694-1351
Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen
Tel: 45-4450-2828
Fax: 45-4485-2829

France - Paris
Tel: 33-1-69-53-63-20
Fax: 33-1-69-30-90-79

Germany - Munich
Tel: 49-89-627-144-0
Fax: 49-89-627-144-44

Italy - Milan
Tel: 39-0331-742611
Fax: 39-0331-466781

Netherlands - Drunen
Tel: 31-416-690399
Fax: 31-416-690340

Spain - Madrid
Tel: 34-91-708-08-90
Fax: 34-91-708-08-91

UK - Wokingham
Tel: 44-118-921-5869
Fax: 44-118-921-5820

08/04/10