



32-bit Arm® Cortex®-M3 FM3 Microcontroller

The MB9B520M Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the Arm® Cortex®-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, DACs and Communication Interfaces (USB, CAN, UART, CSIO, I²C, LIN).

The products which are described in this data sheet are placed into TYPE9 product categories in "FM3 Family Peripheral Manual".

Features

32-bit Arm® Cortex®-M3 Core

- ■Processor version: r2p1
- ■Up to 72 MHz Frequency Operation
- ■Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- ■24-bit System timer (Sys Tick): System timer for OS task management

On-chip Memories

[Flash memory]

- Dual operation Flash memory
 - □ Dual Operation Flash memory has the upper bank and the lower bank.
 - So, this series could implement erase, write and read operations for each bank simultaneously.
 - □ Main area: Up to 256 Kbytes (Up to 240 Kbytes upper bank + 16 Kbytes lower bank)
 - □ Work area: 32 Kbytes (lower bank)
- Read cycle: 0 wait-cycle
- Security function for code protection

[SRAM]

This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

■ SRAM0: Up to 16 Kbytes ■ SRAM1: Up to 16 Kbytes

USB Interface

Downloaded from Arrow.com.

The USB interface is composed of Device and Host. PLL for USB is built-in, USB clock can be generated by multiplication of Main clock.

[USB device]

- ■USB2.0 Full-Speed supported
- ■Max 6 EndPoint supported
 - □ EndPoint 0 is control transfer
 - □ EndPoint 1, 2 can select Bulk-transfer, Interrupt-transfer or Isochronous-transfer
 - □ EndPoint 3 to 5 can select Bulk-transfer or Interrupt-transfer
 - ☐ EndPoint 1 to 5 are comprised of Double Buffers.
 - ☐ The size of each endpoint is according to the follows.
 - Endpoint 0, 2 to 5: 64 bytes
 - Endpoint 1: 256 bytes

[USB host]

- ■USB2.0 Full/Low-speed supported
- ■Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- ■USB Device connected/dis-connected automatic detection
- Automatic processing of the IN/OUT token handshake packet
- ■Max 256-byte packet-length supported
- ■Wake-up function supported

CAN Interface

- Compatible with CAN Specification 2.0A/B
- ■Maximum transfer rate: 1 Mbps
- ■Built-in 32 message buffer

Multi-function Serial Interface (Max eight channels)

- ■4 channels with 16 steps×9-bit FIFO (ch.0/1/3/4), 4 channels without FIFO (ch.2/5/6/7)
- Operation mode is selectable from the followings for each channel.
 - □UART
 - □ CSIO
- □ LIN
- □ I²C



[UART]

- ■Full duplex double buffer
- Selection with or without parity supported
- ■Built-in dedicated baud rate generator
- ■External clock available as a serial clock
- Hardware Flow control: Automatically control the transmission/reception by CTS/RTS (only ch.4)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

[CSIO]

- ■Full duplex double buffer
- ■Built-in dedicated baud rate generator
- ■Overrun error detection function available

[LIN]

- ■LIN protocol Rev.2.1 supported
- ■Full duplex double buffer
- ■Master/Slave mode supported
- ■LIN break field generation (can be changed to 13 to 16-bit length)
- ■LIN break delimiter generation (can be changed to 1 to 4-bit length)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

Standard mode (Max 100 kbps) / Fast mode (Max 400 kbps) supported

DMA Controller (Eight channels)

The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.

- ■8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- ■Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- ■Transfer data type: byte/half-word/word

■Transfer block count: 1 to 16

■Number of transfers: 1 to 65536

A/D Converter (Max 26 channels)

[12-bit A/D Converter]

- Successive Approximation type
- ■Built-in 2 units
- ■Conversion time: 0.8 µs @ 5 V
- Priority conversion available (priority at 2 levels)
- ■Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

D/A Converter (Max two channels)

- ■R-2R type
- ■10-bit resolution

Base Timer (Max eight channels)

Operation mode is selectable from the followings for each channel.

- ■16-bit PWM timer
- ■16-bit PPG timer
- ■16-/32-bit reload timer
- ■16-/32-bit PWC timer

General-Purpose I/O Port

This series can use its pins as general-purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.

- ■Capable of pull-up control per pin
- ■Capable of reading pin level directly
- ■Built-in the port relocate function
- ■Up to 65 high-speed general-purpose I/O Ports@80pin Package
- ■Some ports are 5V tolerant.
- See "List of Pin Functions" and "I/O Circuit Type" to confirm the corresponding pins.

Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters

Operation mode is selectable from the followings for each channel.

- ■Free-running
- Periodic (=Reload)
- ■One-shot



Quadrature Position/Revolution Counter (QPRC) (Max two channels)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use as the up/down counter.

- ■The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- ■16-bit position counter
- ■16-bit revolution counter
- ■Two 16-bit compare registers

Multi-function Timer

The Multi-function timer is composed of the following blocks.

- ■16-bit free-run timer x 3 ch./unit
- ■Input capture × 4 ch./unit
- ■Output compare × 6 ch./unit
- ■A/D activation compare × 2 ch./unit
- ■Waveform generator × 3 ch./unit
- ■16-bit PPG timer x 3 ch./unit

The following function can be used to achieve the motor control.

- ■PWM signal output function
- ■DC chopper waveform output function
- Dead time function
- ■Input capture function
- ■A/D convertor activate function
- ■DTIF (Motor emergency stop) interrupt function

Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 00 to 99.

- ■The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- ■Timer interrupt function after set time or each set time.
- ■Capable of rewriting the time with continuing the time count.
- ■Leap year automatic count is available.

Watch Counter

The Watch counter is used for wake up from Sleep and Timer mode.

Interval timer: up to 64 s (Max) @ Sub Clock: 32.768 kHz

External Interrupt Controller Unit

- ■Up to 23 external interrupt input pins @ 80 pin Package
- ■Include one non-maskable interrupt (NMI) input pin

Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

The "Hardware" watchdog timer is clocked by the built-in Low-speed CR oscillator. Therefore, the "Hardware" watchdog is active in any low-power consumption modes except RTC, Stop, Deep Standby RTC, Deep Standby Stop modes.

CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- ■CCITT CRC16 Generator Polynomial: 0x1021
- ■IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

Clock and Reset

[Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

■ Main Clock: 4 MHz to 48 MHz

■ Sub Clock: 32.768 kHz
■ Built-in High-speed CR Clock: 4 MHz
■ Built-in Low-speed CR Clock: 100 kHz

■Main PLL Clock

[Resets]

- ■Reset requests from INITX pin
- ■Power-on reset
- Software reset
- ■Watchdog timers reset
- ■Low-voltage detection reset
- ■Clock Super Visor reset

Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.



Low-Voltage Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- ■LVD1: error reporting via interrupt
- ■LVD2: auto-reset operation

Low-Power Consumption Mode

Six low-power consumption modes supported.

- ■Sleep
- **■**Timer
- **■**RTC
- ■Stop
- Deep Standby RTC (selectable between keeping the value of RAM and not)
- Deep Standby Stop (selectable between keeping the value of RAM and not)

Debug

Serial Wire JTAG Debug Port (SWJ-DP)

Unique ID

Unique value of the device (41 bits) is set.

Power Supply

Wide range voltage: VCC = 2.7 V to 5.5 V

USBVCC = 3.0 V to 3.6 V (when USB is used)

= 2.7 V to 5.5 V (when GPIO is used)



Contents

1. Product Lineup	7
2. Packages	8
3. Pin Assignment	9
4. List of Pin Functions	15
5. I/O Circuit Type	33
6. Handling Precautions	39
6.1 Precautions for Product Design	39
6.2 Precautions for Package Mounting	40
6.3 Precautions for Use Environment	41
7. Handling Devices	42
8. Block Diagram	44
9. Memory Size	45
10. Memory Map	45
11. Pin Status in Each CPU State	48
12. Electrical Characteristics	
12.1 Absolute Maximum Ratings	54
12.2 Recommended Operating Conditions	56
12.3 DC Characteristics	57
12.3.1 Current Rating	57
12.3.2 Pin Characteristics	60
12.4 AC Characteristics	
12.4.1 Main Clock Input Characteristics	
12.4.2 Sub Clock Input Characteristics	
12.4.3 Built-in CR Oscillation Characteristics	
12.4.4 Operating Conditions of Main and USB PLL (In the case of using main clock for input of PLL)	
12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL)	
12.4.6 Reset Input Characteristics	
12.4.7 Power-on Reset Timing	
12.4.8 Base Timer Input Timing	
12.4.9 CSIO/UART Timing	
12.4.10 External Input Timing	
12.4.11 Quadrature Position/Revolution Counter timing	
12.4.12 I ² C Timing	
12.4.13 JTAG Timing	
12.5 12-bit A/D Converter	
12.5.1 Definition of 12-bit A/D Converter Terms	82
12.6 10-bit D/A Converter	83
12.7 USB Characteristics	
12.8 Low-Voltage Detection Characteristics	
12.8.1 Low-Voltage Detection Reset	
12.8.2 Interrupt of Low-Voltage Detection	
12.9 Flash Memory Write/Erase Characteristics	
12.9.1 Write / Erase time	
12.9.2 Write cycles and data hold time	
12.10 Return Time from Low-Power Consumption Mode	
12.10.1 Return Factor: Interrupt/WKUP	91





12.10.2 Return Factor: Reset	93
13. Ordering Information	95
14. Package Dimensions	
15. Major Changes	
Document History	107
Sales, Solutions, and Legal Information	108



1. Product Lineup

Memory Size

Produ	ct name	MB9BF521K/L/M	MB9BF522K/L/M	MB9BF524K/L/M
On-chip Main area Flash memory Work area		64 Kbytes	128 Kbytes	256 Kbytes
		32 Kbytes	32 Kbytes 32 Kbytes	
	SRAM0	8 Kbytes	8 Kbytes	16 Kbytes
On-chip SRAM	SRAM1	8 Kbytes	8 Kbytes	16 Kbytes
	Total	16 Kbytes	16 Kbytes	32 Kbytes

Function

	Product name		MB9BF521K MB9BF522K MB9BF524K	MB9BF521L MB9BF522L MB9BF524L	MB9BF521M MB9BF522M MB9BF524M			
Pin count			48	48 64 80/96				
CPU -			Cortex-M3					
CPU	Freq.		72 MHz					
Power su	pply voltage range		2.7 V to 5.5 V					
USB2.0 (I	Device/Host)		1 ch. (Max)					
CAN			1 ch. (Max)					
DMAC			8 ch.					
Multi-function Serial Interface (UART/CSIO/LIN/I ² C)			4 ch. (Max) ch.0/1/3: FIFO ch.5: No FIFO (In ch.1/5, only UART and LIN are available.)	8 ch. (Max) ch.0/1/3/4 FIFO ch.2/5/6/7: No FIFO (In ch.1, only UART and LIN are available.)				
Base Tim (PWC/Re	er eload timer/PWM/PPG)		8 ch. (Max)					
	A/D activation compare	2 ch.						
MI	Input capture	4 ch.*	4					
Timer	Free-run timer	3 ch.	1 unit					
	Output compare	6 ch.	_					
	Waveform generator	3 ch.						
0000	PPG	3 ch.	1					
QPRC			1 ch. 2 ch. (Max)					
Dual Time	er		1 unit	1 unit				
Real-Time	e Clock		1 unit					
Watch Co	ounter		1 unit					
CRC Acc			Yes					
Watchdog	g timer		1 ch. (SW) + 1 ch. (HW)		_			
External I	Interrunts		14 pins (Max) +	19 pins (Max) +	23 pins (Max) +			
			NMI × 1	NMI × 1	NMI × 1			
I/O ports			35 pins (Max)	50 pins (Max)	65 pins (Max)			
	O converter		14 ch. (2 units)	23 ch. (2 units)	26 ch. (2 units)			
	A converter		2 ch. (Max)					
CSV (Clock Super Visor)			Yes					
LVD (Low	v-Voltage Detector)		2 ch.					
Built-in C	R High-speed		4 MHz					
	Low-speed			100 kHz				
Debug Fu			SWJ-DP					
Unique ID)		Yes					

^{*:} The external input channel which can be used is shown as follows.

- ch.0 to ch.3 : MB9BF521M/F522M/F524M
- ch.0, ch.2, ch.3 : MB9BF521K/F522K/F524K, MB9BF521L/F522L/F524L

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package.
 It is necessary to use the port relocate function of the I/O port according to your function use.
 See "12.Electrical Characteristics 12.4.AC Characteristics 12.4.3 Built-in CR Oscillation Characteristics" for accuracy of built-in CR.



2. Packages

Package		Product name	MB9BF521K MB9BF522K MB9BF524K	MB9BF521L MB9BF522L MB9BF524L	MB9BF521M MB9BF522M MB9BF524M
LQFP:	LQA048 (0.5 mm pitch)		0	-	=
QFN:	VNA048 (0.5 mm pitch)		0	-	-
LQFP:	LQD064 (0.5 mm pitch)		=	0	-
LQFP:	LQG064 (0.65 mm pitch)		=	0	-
QFN:	VNC064 (0.5 mm pitch)		=	0	=
LQFP:	LQH080 (0.5 mm pitch)		=	-	O
LQFP:	LQJ080 (0.65 mm pitch)		=	-	O
BGA:	FDG096 (0.5 mm pitch)		=	-	O

O: Supported


Note:

- See "Package Dimensions" for detailed information on each package.



3. Pin Assignment


LQH080/LQJ080



Note:




LQD064/LQG064



Note:




VNC064



Note:




LQA048



Note:




VNA048



Note:



FDG096



Note:



4. List of Pin Functions

List of pin numbers

Pin No					I/O simovit	Pin state
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	I/O circuit type	type
1	B1	1	1	VCC	-	1
				P50		
				INT00_0		
2	C1	2	2	AIN0_2	F	N
				SIN3_1		
				AN22		
				P51		
				INT01_0		
3	C2	3	3	BIN0_2	_ _ F	N
3	02	3	3	SOT3_1	7	IN
				(SDA3_1)		
				AN23		
				P52		
				INT02_0		N
4	В3	4	4	ZIN0_2	F	
	50	7		SCK3_1 (SCL3_1)	'	
				AN24		
				P53		L
				SIN6_0	-	
5	D1	-	-	TIOA1_2	E	
				INT07_2		
				P54		
	Do			SOT6_0 (SDA6_0)	T E	
6	D2	-	-	TIOB1_2	╡	L
				INT18_1	-	
				P55		
				SCK6_0	=	
7	D3	_	_	(SCL6_0)	E	L
'				ADTG_1	-	_
				INT19_1		
				P56		
8	E1	-	-	INT08_2	E	L
				P30	_	
				AINO_0	F	N
9	E2	E2 5	-	TIOB0_1		
				INT03_2		
				AN25		



	Pi	n No		I/O circuit	Pin state	
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	type	type
				P31		
				BIN0_0		
				TIOB1_1		
10	E3	6	-	SCK6_1	F	N
İ				(SCL6_1)		
				INT04_2		
				AN26		
				P32		
				ZIN0_0		
11	G1	7	_	TIOB2_1	E	L
	Gi	/	-	SOT6_1		L
				(SDA6_1)		
				INT05_2		
				P33		
				INT04_0		L
12	G2	8	-	TIOB3_1	E	
				SIN6_1		
				ADTG_6		
				P39		
40	1 (4)		DTTI0X_0	E	L	
13		5	INT06_0			
				ADTG_2		
				P3A		
				RTO00_0		
				(PPG00_0)		
14	H1	10	6	TIOA0_1	G	L
				INT07_0		
				SUBOUT_2		
				RTCCO_2		
				P3B		
15	H2	11	7	RTO01_0	G	К
13	112		'	(PPG00_0)		IX.
				TIOA1_1		
				P3C		
				RTO02_0		
16	H3	12	8	(PPG02_0)	G	L
				TIOA2_1		
				INT18_2		
				P3D		
17	J1	13	9	RTO03_0 (PPG02_0)	G	К
				TIOA3_1		



	Pi	in No		I/O circuit	Din state	
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	type	Pin state type
				P3E		
			10	RTO04_0		
18	J2	14		(PPG04_0)	G	L
				TIOA4_1		
				INT19_2		
				P3F		
40	1.4	45	1	RTO05_0		
19	J4	15	11	(PPG04_0)	G	K
				TIOA5_1		
20	L1	16	12	VSS	-	•
				P44		
21	L5	-	-	TIOA4_0	G	L
				INT10_0		
				P45		
22	K5	-	-	TIOA5_0	G	L
				INT11_0		
23	L2	17	13	С	-	
24	L4	-	-	VSS	-	
25	K1	18	14	VCC	-	
26	L3	10	19 15	P46	D	F
	20	10	10	X0A		
27	К3	20	16	P47	D	G
21	N3	20	10	X1A	D	G
28	K4	21	17	INITX	В	С
				P48		
29	J5	-	-	INT14_1	E	L
				SIN3_2		
				P49		
				TIOB0_0		
			18	INT20_1		
30	K6	22		DA0_0	լ	L
				SOT3_2		
			_	(SDA3_2)		
				AINO_1		
				P4A		
				TIOB1_0		
			19	INT21_1	L	L
31	J6	23		DA1_0		
- ·	J6	J0 23		SCK3_2		
			-	(SCL3_2)		
				BIN0_1		
		ı	1		1	1



	P	in No		I/O oirovit	Din state	
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
				P4B		
				TIOB2_0		
32	L7	24	-	INT22_1	E	L
				IGTRG_0		
				ZIN0_1		
				P4C		
				TIOB3_0		
33	K7	25	-	SCK7_1 (SCL7_1)	I *	L
				INT12_0		
				AIN1_2		
1				P4D		
l				TIOB4_0		
34	J7	26	-	SOT7_1 (SDA7_1)	I *	L
				INT13_0		
				BIN1_2		
				P4E		L
		K8 27	-	TIOB5_0]*	
35	K8			INT06_2		
				SIN7_1		
				ZIN1_2		
36	K9	28	20	MD1	с	E
				PE0		
37	L8	29	21	MD0	K	D
38	L9	30	22	X0	A	Α
				PE2		
39	L10	31	23	X1	<u> </u> А	В
				PE3		
40	L11	32	24	VSS	-	
41	K11	33	-	VCC	-	
42	J11	34	25	P10	 	М
				AN00		
				P11		
				AN01		
40	14.0	25	00	SIN1_1	⊢ _F	N
43	J10	35	26	INT02_1 RX1_2	- - 「	N
				FRCK0_2 WKUP1		
				P12		
				AN02		
44				SOT1_1		
	J8 3	J8 36	3 36 2	27	(SDA1_1)	F
l				TX1_2	_	
					IC00_2	



	P	in No		I/O olmovili	Dia state	
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
45	H10	37	28	AVSS	-	•
				P14		
				AN04		
46	H9	38	29	INT03_1	F	N
				IC02_2		
				SIN0_1		
				P15		
				AN05		
47	G10	39	30	IC03_2	F	N
71	910	39	30	SOT0_1		l IN
				(SDA0_1)		
				INT14_0		
				P16		
				AN06		N
48	G9	-	-	SCK0_1	F	
				(SCL0_1)		
				INT15_0		
				P17	F	N
49	F10	40		AN07		
.0		10		SIN2_2		
				INT04_1		
50	H11	41	31	AVCC	-	
51	F11	42	32	AVRH	-	
52	G11	43	33	AVRL	-	
				P18		
53	F9	44	_	AN08	F	М
				SOT2_2		
				(SDA2_2)		
				P19		
54	E11	45	-	AN09	F	М
				SCK2_2 (SCL2_2)		
				P1A		
55				AN10	F	N
	E10	-	-	SIN4_1		
				INT05_1		
				IC00_1		



	Pi	in No			UO sinovit	Din state
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
				P1B		
				AN11		
F.C.	E9			SOT4_1	F	N
56	Ea	-	-	(SDA4_1)	F	N
				IC01_1		
				INT20_2		
				P23		
				SCK0_0		
57	D10	46	34	(SCL0_0)	F	М
				TIOA7_1		
				AN12		
				P22		
				SOT0_0		
58	D9	47	35	(SDA0_0)	⊢ _F	М
30	Da			TIOB7_1		IVI
				AN13		
		-	-	ZIN1_1		
ı				P21		N
				SIN0_0		
50	044	40	00	INT06_1		
59	C11	1 48 36	30	WKUP2	F	
				BIN1_1	7	
				AN14		
				P20		
	_			INT05_0		N
60	C10	-	-	CROUT_0	F	
				AIN1_1		
				P00		
61	A10	49	37	TRSTX	E	J
				P01		
62	B9	50	38	TCK	E	J
0_				SWCLK		
				P02		
63	B11	51	39	TDI	 E	J
				P03		
64	A9	52	40	TMS	E J	J
U -1	73	J2	1	SWDIO	⊣	
				P04		
GE	Do	F2	44	TDO	⊢ _	
65	B8	53	41		E	J
				SWO		
00	100			P07	E L	L
66	A8	-	-	ADTG_0		
				INT23_1		



	Р	in No			1/0	D'				
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type				
				P0A						
67	00			SIN4_0	1*	l N				
67	C8	54	-	INT00_2	J*	N				
				AN15						
				P0B						
				SOT4_0						
68	C7	55	_	(SDA4_0)	J*	N				
00	07	55	-	TIOB6_1		IN .				
				AN16						
				INT18_0						
				P0C						
				SCK4_0						
69	B7	56	_	(SCL4_0)	_{J*}	N				
00				TIOA6_1		'				
				INT19_0						
				AN17						
				P0D		L				
70	B6	_	-	RTS4_0	⊢ E					
				TIOA3_2						
				INT20_0						
								P0E		
71	C6	-	_	CTS4_0	⊣ E	L				
	CO			TIOB3_2	_ _					
				INT21_0						
				P0F						
				NMIX						
				SUBOUT_0						
72	A6	57	42	CROUT_1	F	1				
				RTCCO_0						
				WKUP0						
				AN18						
73	B5	_	_	P63	⊢ E	L				
	20			INT03_0		ļ -				
				P62						
				SCK5_0						
74	C5	58	-	(SCL5_0)	F	M				
				ADTG_3	_					
				AN19						
				P61	\dashv					
				SOT5_0 (SDA5_0)						
75	B4	4 59	43	TIOB2_2	F	М				
				UHCONX						
				DTTI0X_2						
				AN20						



	Pin	No			UO simonis	Din state
LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	Pin Name	I/O circuit type	Pin state type
				P60		
				SIN5_0		
				TIOA2_2		
76	C4	60	44	INT15_1	J*	N
				WKUP3		
				IGTRG_1		
				AN21		
77	A4	61	45	USBVCC	-	
				P80		
78	A3	62	46	UDM0	Н	Н
				INT16_1		
				P81		
79	A2	63	47	UDP0	Н	Н
				INT17_1		
80	A1	64	48	VSS	-	
-	A5, A7, A11, B2, B10, C3, C9, D11, F1, F2, F3, J3, J9, K2, K10, L6	-	-	VSS	-	

^{*: 5} V tolerant I/O



List of pin functions

				Pir	n No	
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48
ADC	ADTG_0		66	A8	-	-
	ADTG_1		7	D3	-	-
	ADTG_2	A/D converter external trigger input pin	13	G3	9	5
	ADTG_3		74	C5	58	-
	ADTG_6		12	G2	8	-
	AN00		42	J11	34	25
	AN01		43	J10	35	26
	AN02		44	J8	36	27
	AN04		46	H9	38	29
	AN05		47	G10	39	30
	AN06		48	G9	-	-
	AN07		49	F10	40	-
	AN08		53	F9	44	-
	AN09		54	E11	45	-
	AN10		55	E10	-	-
	AN11		56	E9	-	-
	AN12		57	D10	46	34
	AN13	A/D converter analog input pin.	58	D9	47	35
	AN14	ANxx describes ADC ch.xx.	59	C11	48	36
	AN15		67	C8	54	-
	AN16		68	C7	55	-
	AN17		69	B7	56	-
	AN18		72	A6	57	42
	AN19		74	C5	58	-
	AN20		75	B4	59	43
	AN21		76	C4	60	44
	AN22		2	C1	2	2
	AN23		3	C2	3	3
	AN24		4	B3	4	4
	AN25		9	E2	5	-
	AN26		10	E3	6	-



			Pin No			
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	14	H1	10	6
0	TIOB0_0	Base timer ch.0 TIOB pin	30	K6	22	18
	TIOB0_1	Base timer cri.0 110B pin	9	E2	5	-
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	15	H2	11	7
1	TIOA1_2	Base timer ch. i TIOA pin	5	D1	-	-
	TIOB1_0		31	J6	23	19
	TIOB1_1	Base timer ch.1 TIOB pin	10	E3	6	-
	TIOB1_2		6	D2	-	-
Base Timer	TIOA2_1	Dogg times of 2 TIOA nin	16	H3	12	8
2	TIOA2_2	Base timer ch.2 TIOA pin	76	C4	60	44
	TIOB2_0		32	L7	24	-
	TIOB2_1	Base timer ch.2 TIOB pin	11	G1	7	-
	TIOB2_2		75	B4	59	43
Base Timer	TIOA3_1	Dogo timor oh 2 TIOA nin	17	J1	13	9
3	TIOA3_2	Base timer ch.3 TIOA pin	70	B6	-	-
	TIOB3_0		33	K7	25	-
	TIOB3_1	Base timer ch.3 TIOB pin	12	G2	8	-
	TIOB3_2		71	C6	-	-
Base Timer	TIOA4_0	Dogo times oh 4 TIOA nin	21	L5	-	-
4	TIOA4_1	Base timer ch.4 TIOA pin	18	J2	14	10
	TIOB4_0	Base timer ch.4 TIOB pin	34	J7	26	-
Base Timer	TIOA5_0	Door times of ETION sin	22	K5	-	-
5	TIOA5_1	Base timer ch.5 TIOA pin	19	J4	15	11
	TIOB5_0	Base timer ch.5 TIOB pin	35	K8	27	-
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin	69	B7	56	-
6	TIOB6_1	Base timer ch.6 TIOB pin	68	C7	55	-
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	57	D10	46	34
7	TIOB7_1	Base timer ch.7 TIOB pin	58	D9	47	35
Debugger	SWCLK	Serial wire debug interface clock input pin	62	B9	50	38
	SWDIO	Serial wire debug interface data input / output pin	64	A9	52	40
	SWO	Serial wire viewer output pin	65	B8	53	41
	TCK	JTAG test clock input pin	62	B9	50	38
	TDI	JTAG test data input pin	63	B11	51	39
	TDO	JTAG debug data output pin	65	B8	53	41
	TMS	JTAG test mode state input/output pin	64	A9	52	40
	TRSTX	JTAG test reset input pin	61	A10	49	37



				Piı	n No		
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	
External	INT00_0		2	C1	2	2	
Interrupt	INT00_2	External interrupt request 00 input pin	67	C8	54	-	
	INT01_0	External interrupt request 01 input pin	3	C2	3	3	
	INT02_0		4	B3	4	4	
	INT02_1	External interrupt request 02 input pin	43	J10	35	26	
	INT03_0		73	B5	-	-	
	INT03 1	External interrupt request 03 input pin	46	H9	38	29	
	INT03_2		9	E2	5	-	
	INT04 0		12	G2	8	-	
	INT04_1	External interrupt request 04 input pin	49	F10	40	-	
	INT04_2		10	E3	6	-	
	INT05_0		60	P20	-	-	
	INT05_5	External interrupt request 05 input pin	55	E10	_	-	
	INT05_2		11	G1	7	_	
	INT06 0		13	G3	9	5	
	INT06 1	External interrupt request 06 input pin	59	C11	48	36	
	INT06 2		35	K8	27	-	
	INT07 0	External interrupt request 07 input pin	14	H1	10	6	
	INT07 2		5	D1	-	-	
	INT08 2	External interrupt request 08 input pin	8	E1	-	-	
	INT10_0	External interrupt request 10 input pin	21	L5	-	-	
	INT11_0	External interrupt request 11 input pin	22	K5	-	-	
	INT12 0	External interrupt request 12 input pin	33	K7	25	-	
	INT13_0	External interrupt request 13 input pin	34	J7	26	-	
	INT14_0		47	G10	39	30	
	INT14_1	External interrupt request 14 input pin	29	J5	-	-	
	INT15_0		48	G9	-	-	
	INT15 1	External interrupt request 15 input pin	76	C4	60	44	
	INT16 1	External interrupt request 16 input pin	78	A3	62	46	
	INT17 1	External interrupt request 17 input pin	79	A2	63	47	
	INT18_0		68	C7	55	-	
	INT18_1	External interrupt request 18 input pin	6	D2	-	-	
	INT18_2] ' ' ' ' '	16	H3	12	8	
	INT19_0		59	C11	56	-	
	INT19_1	External interrupt request 19 input pin	7	D3	-	-	
	INT19_2	7 ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '	18	J2	14	10	



				Pin No			
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	
External	INT20_0		70	B6	-	-	
Interrupt	INT20_1	External interrupt request 20 input pin	30	K6	22	18	
	INT20_2		56	E9	-	-	
	INT21_0	External interrupt request 24 input pin	71	C6	-	-	
	INT21_1	External interrupt request 21 input pin	31	J6	23	19	
	INT22_1	External interrupt request 22 input pin	32	L7	24	-	
	INT23_1	External interrupt request 23 input pin	66	A8	-	-	
	NMIX	Non-Maskable Interrupt input pin	72	A6	57	42	
GPIO	P00		61	A10	49	37	
	P01	7	62	B9	50	38	
	P02	7	63	B11	51	39	
	P03	7	64	A9	52	40	
	P04		65	B8	53	41	
	P07	7	66	A8	-	-	
	P0A	General-purpose I/O port 0	67	C8	54	-	
	P0B		68	C7	55	-	
	P0C		69	B7	56	-	
	P0D	7	70	B6	-	-	
	P0E	7	71	C6	-	-	
	P0F		72	A6	57	42	
	P10		42	J11	34	25	
	P11	7	43	J10	35	26	
	P12	7	44	J8	36	27	
	P14	7	46	H9	38	29	
	P15	7	47	G10	39	30	
	P16	General-purpose I/O port 1	48	G9	-	-	
	P17	7	49	F10	40	-	
	P18		53	F9	44	-	
	P19		54	E11	45	-	
	P1A	7	55	E10	-	-	
	P1B		56	E9	-	-	
	P20		60	C10	-	-	
	P21	0	59	C11	48	36	
	P22	General-purpose I/O port 2	58	D9	47	35	
	P23		57	D10	46	34	



				Pir	n No	
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48
GPIO	P30		9	E2	5	-
	P31		10	E3	6	-
	P32		11	G1	7	-
	P33		12	G2	8	-
	P39		13	G3	9	5
	P3A	General-purpose I/O port 3	14	H1	10	6
	P3B	<u> </u>	15	H2	11	7
	P3C		16	H3	12	8
	P3D		17	J1	13	9
	P3E		18	J2	14	10
	P3F		19	J4	15	11
	P44		21	L5	-	-
	P45		22	K5	-	-
	P46		26	L3	19	15
	P47		27	K3	20	16
	P48		29	J5	-	-
	P49	General-purpose I/O port 4	30	K6	22	18
	P4A		31	J6	23	19
	P4B		32	L7	24	-
	P4C		33	K7	25	-
	P4D		34	J7	26	-
	P4E		35	K8	27	-
	P50		2	C1	2	2
	P51		3	C2	3	3
	P52		4	B3	4	4
	P53	General-purpose I/O port 5	5	D1	-	-
	P54	<u> </u>	6	D2	-	-
	P55		7	D3	-	-
	P56		8	E1	-	-
	P60		76	C4	60	44
	P61	10 10 10	75	B4	59	43
	P62	General-purpose I/O port 6	74	C5	58	-
	P63		73	B5	-	-
	P80	0 1 1/0 10	78	A3	62	46
	P81	General-purpose I/O port 8	79	A2	63	47
	PE0		36	K9	28	20
	PE2	General-purpose I/O port E	38	L9	30	22
	PE3		39	L10	31	23



			Pin No			
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48
Multi-	SIN0_0		59	C11	48	36
function Serial 0	SIN0_1	Multi-function serial interface ch.0 input pin	46	H9	38	29
O .	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a	58	D9	47	35
	SOT0_1 (SDA0_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA0 when it is used in an I ² C (operation mode 4).	47	G10	39	30
	SCK0_0 (SCL0_0)	This pin operates as SCK0 when it is used in a SSIO (operation mode 2) and as SCL0 when it is	57	D10	46	34
	SCK0_1 (SCL0_1)		48	G9	-	-
Multi-	SIN1_1	Multi-function serial interface ch.1 input pin	43	J10	35	26
function Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/LIN (operation modes 0,1,3).	44	J8	36	27
Multi-	SIN2_2	Multi-function serial interface ch.2 input pin	49	F10	40	-
function Serial 2	SOT2_2 (SDA2_2)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA2 when it is used in an I ² C (operation mode 4).	53	F9	44	-
	SCK2_2 (SCL2_2)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a CSIO (operation mode 2) and as SCL2 when it is used in an I ² C (operation mode 4).	54	E11	45	-
Multi-	SIN3_1	Multi-francisco control interference de O incentrale	2	C1	2	2
function Serial	SIN3_2	Multi-function serial interface ch.3 input pin	29	J5	-	-
3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a	3	C2	3	3
	SOT3_2 (SDA3_2)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA3 when it is used in an I ² C (operation mode 4).	30	K6	-	-
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a	4	В3	4	4
	SCK3_2 (SCL3_2)	This pin operates as SCK3 when it is used in a CSIO (operation mode 2) and as SCL3 when it is used in an I ² C (operation mode 4).	31	J6	-	-



		name Function description	Pin No			
Pin function	Pin name		LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48
Multi-	SIN4_0		67	C8	54	-
function Serial 4	SIN4_1	Multi-function serial interface ch.4 input pin	55	E10	-	-
	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a	68	C7	55	-
	SOT4_1 (SDA4_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA4 when it is used in an I ² C (operation mode 4).	56	E9	-	-
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a CSIO (operation mode 2) and as SCL4 when it is used in an I ² C (operation mode 4).	69	В7	56	-
	RTS4_0	Multi-function serial interface ch.4 RTS output pin	70	B6	-	-
	CTS4_0	Multi-function serial interface ch.4 CTS input pin	71	C6	-	-
Multi-	SIN5_0	Multi-function serial interface ch.5 input pin	76	C4	60	44
function Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA5 when it is used in an I ² C (operation mode 4).	75	B4	59	43
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a CSIO (operation mode 2) and as SCL5 when it is used in an I ² C (operation mode 4).	74	C5	58	-
Multi-	SIN6_0	Multi for all a contact to traffic and the Community	5	D1	-	-
function Serial	SIN6_1	Multi-function serial interface ch.6 input pin	12	G2	8	-
6	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a	6	D2	-	-
	SOT6_1 (SDA6_1)	UART/CSIO/LIN (operation modes 0 to 3) and as SDA6 when it is used in an I ² C (operation mode 4).	11	G1	7	-
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a	7	D3	-	-
	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a CSIO (operation mode 2) and as SCL6 when it is used in an I ² C (operation mode 4).	10	E3	6	-



			Pin No				
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48	
Multi-	SIN7_1	Multi-function serial interface ch.7 input pin	35	K8	27	-	
function Serial 7	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO/LIN (operation modes 0 to 3) and as SDA7 when it is used in an I ² C (operation mode 4).	34	J7	26	-	
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a CSIO (operation mode 2) and as SCL7 when it is used in an I ² C (operation mode 4).	33	K7	25	-	
Multi- function Timer	DTTI0X_0	Input signal of waveform generator to control outputs	13	G3	9	5	
0	DTTI0X_2	RTO00 to RTO05 of Multi-function timer 0.	75	B4	59	43	
	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	43	J10	35	26	
	IC00_1		55	E10	-	-	
	IC00_2	401::	44	J8	36	27	
	IC01_1	16-bit input capture input pin of Multi-function timer 0. ICxx describes channel number.	56	E9	-	-	
	IC02_2	TOXX describes charmer number.	46	H9	38	29	
	IC03_2		47	G10	39	30	
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	14	H1	10	6	
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output mode.	15	H2	11	7	
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	16	НЗ	12	8	
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output mode.	17	J1	13	9	
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	18	J2	14	10	
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	19	J4	15	11	
	IGTRG_0	DDC ICDT made outsmal triangle in the in-	32	L7	24	-	
	IGTRG_1	PPG IGBT mode external trigger input pin	76	C4	60	44	



			Pin No			
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48
Quadrature Position/	AIN0_0		9	E2	5	-
Revolution Counter 0	AIN0_1	QPRC ch.0 AIN input pin	30	K6	22	-
	AIN0_2	, ,	2	C1	2	2
	BIN0_0		10	E3	6	-
	BIN0_1	QPRC ch.0 BIN input pin	31	J6	23	-
	BIN0_2	, ,	3	C2	3	3
	ZIN0_0		11	G1	7	-
	ZIN0_1	QPRC ch.0 ZIN input pin	32	L7	24	-
	ZIN0_2	, ,	4	B3	4	4
Quadrature Position/	AIN1_1	OPPO I AMBLE A S	60	C10	-	-
Revolution Counter 1	AIN1_2	QPRC ch.1 AIN input pin	33	K7	25	-
	BIN1 1		59	C11	-	=
	BIN1 2	QPRC ch.1 BIN input pin	34	J7	26	=
	ZIN1 1		58	D9	-	=
	ZIN1_2	QPRC ch.1 ZIN input pin	35	K8	27	-
USB	UDM0	USB device/host D – pin	78	A3	62	46
	UDP0	USB device/host D + pin	79	A2	63	47
	UHCONX	USB external pull-up control pin	75	B4	59	43
CAN	TX1_2	CAN interface TX output pin	44	J8	36	27
	RX1_2	CAN interface RX input pin	43	J10	35	26
Real-time clock	RTCCO_0	0.5 seconds pulse output pin of Real-time	72	A6	57	42
	RTCCO_2	clock	14	H1	10	6
	SUBOUT_0	Cult also also autoust mile	72	A6	57	42
	SUBOUT_2	Sub clock output pin	14	H1	10	6
Low-Power	WKUP0	Deep standby mode return signal input pin 0	72	A6	57	42
Consumption	WKUP1	Deep standby mode return signal input pin 1	43	J10	35	26
Mode	WKUP2	Deep standby mode return signal input pin 2	59	C11	48	36
	WKUP3	Deep standby mode return signal input pin 3	76	C4	60	44
DAC	DA0	D/A converter ch.0 analog output pin	30	K6	22	18
	DA1	D/A converter ch.1 analog output pin	31	J6	23	19
Reset	INITX	External Reset Input pin. A reset is valid when INITX="L".	28	K4	21	17




			Pin No			
Pin function	Pin name	Function description	LQFP-80	BGA-96	LQFP-64 QFN-64	LQFP-48 QFN-48
Mode	MD0	Mode 0 pin. During normal operation, MD0="L" must be input. During serial programming to Flash memory, MD0="H" must be input.	37	L8	29	21
	MD1	Mode 1 pin. During serial programming to Flash memory, MD1="L" must be input.	36	K9	28	20
Power	VCC	Power supply Pin	1	B1	1	1
	VCC	Power supply Pin	25	K1	18	14
	VCC	Power supply Pin	41	K11	33	-
	USBVCC	3.3V Power supply port for USB I/O	77	A4	61	45
GND	VSS	GND Pin	-	F1	-	-
	VSS	GND Pin	-	F2	-	-
	VSS	GND Pin	-	F3	-	-
	VSS	GND Pin	-	B2	-	-
	VSS	GND Pin	20	L1	16	12
	VSS	GND Pin	-	K2	-	-
	VSS	GND Pin	=	J3	-	-
	VSS	GND Pin	=	L6	-	-
	VSS	GND Pin	24	L4	-	-
	VSS	GND Pin	40	L11	32	24
	VSS	GND Pin	-	K10	-	-
	VSS	GND Pin	=	J9	-	-
	VSS	GND Pin	=	B10	-	-
	VSS	GND Pin	-	C9	-	-
	VSS	GND Pin	=	D11	-	-
	VSS	GND Pin	-	A11	-	-
	VSS	GND Pin	=	A7	-	-
	VSS	GND Pin	=	C3	-	-
	VSS	GND Pin	-	A5	-	-
	VSS	GND Pin	80	A1	64	48
Clock	X0	Main clock (oscillation) input pin	38	L9	30	22
	X0A	Sub clock (oscillation) input pin	26	L3	19	15
	X1	Main clock (oscillation) I/O pin	39	L10	31	23
	X1A	Sub clock (oscillation) I/O pin	27	K3	20	16
	CROUT_0		60	C10	-	-
	CROUT_1	Built-in high-speed CR-osc clock output port	72	A6	57	42
Analog Power	AVCC	A/D converter and D/A converter analog power supply pin	50	H11	41	31
· -	AVRH	A/D converter analog reference voltage input pin	51	F11	42	32
Analog GND	AVSS	A/D converter and D/A converter GND pin	45	H10	37	28
	AVRL	A/D converter analog reference voltage input pin	52	G11	43	33
C pin	С	Power supply stabilization capacity pin	23	L2	17	13

Note:


While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to
all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other
devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP
controller.




5. I/O Circuit Type




























6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

- 1. Preventing Over-Voltage and Over-Current Conditions
 - Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.
- 2. Protection of Output Pins
 - Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.
- 3. Handling of Unused Input Pins
 - Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.

Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.



Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.

Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.
 - When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h



Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- 3. Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ).
 - Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.

6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

- 1. Humidity
 - Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.
- 2. Discharge of Static Electricity
 - When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- 3. Corrosive Gases, Dust, or Oil
 - Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.
- 4. Radiation, Including Cosmic Radiation
 - Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.
- 5. Smoke, Flame
 - CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



7. Handling Devices

Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin, between AVRH pin and AVRL pin near this device.

Stabilizing power supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

Sub crystal oscillator

This series sub oscillator circuit is low gain to keep the low current consumption. The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator to stabilize the oscillation.

· Surface mount type

Size: More than $3.2 \text{ mm} \times 1.5 \text{ mm}$ Load capacitance: Approximately 6 pF to 7 pF


· Lead type

Load capacitance: Approximately 6 pF to 7 pF

Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port.

Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.






Handling when using Multi-function serial pin as I²C pin

If it is using the multi-function serial pin as I²C pins, P-ch transistor of digital output is always disabled. However, I²C pins need to keep the electrical characteristic like other pins and not to connect to the external I²C bus system with power OFF.

C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7 µF would be recommended for this series.



Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter and D/A converter, connect AVCC = VCC and AVSS = VSS.

Turning on : $VCC \rightarrow USBVCC$

 $VCC \rightarrow AVCC \rightarrow AVRH$

Turning off: AVRH → AVCC → VCC

 $USBVCC \rightarrow VCC$

Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.



8. Block Diagram






9. Memory Size

See "Memory size" in "Product Lineup" to confirm the memory size.


10. Memory Map

Memory Map (1)





Memory Map (2)



Refer to the programming manual for the detail of Flash main area.

■MB9AB40N/A40N/340N/140N/150R,MB9B520M/320M/120M Series Flash Programming Manual



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF	ALID	Flash Memory I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	ABBO	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Dual-Timer
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF		Base Timer
0x4002_6000	0x4002_6FFF	A DD 4	Quadrature Position/Revolution Counter (QPRC)
0x4002_7000	0x4002_7FFF	APB1	A/D Converter
0x4002_8000	0x4002_8FFF		D/A Converter
0x4002_9000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt
0x4003_1000	0x4003_1FFF		Interrupt Source Check Resister
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_57FF		Low-Voltage Detector
0x4003_5800	0x4003_5FFF	ABBO	Deep standby mode Controller
0x4003_6000	0x4003_6FFF	APB2	USB clock generator
0x4003_7000	0x4003_7FFF		CAN prescaler
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		CRC
0x4003_A000	0x4003_AFFF		Watch Counter
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		USB ch.0
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF	ALID	DMAC register
0x4006_1000	0x4006_2FFF	AHB	Reserved
0x4006_3000	0x4006_3FFF		CAN ch.1
0x4006_4000	0x41FF_FFFF		Reserved



11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■INITX=0

This is the period when the INITX pin is the "L" level.

■INITX=1

This is the period when the INITX pin is the "H" level.

■SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "0".

■SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB_CTL) is set to "1".

■Input enabled

Indicates that the input function can be used.

■Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

■Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

■ Setting disabled

Indicates that the setting is disabled.

■ Maintain previous state

Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.

■Analog input is enabled

Indicates that the analog input is enabled.

■Trace output

Indicates that the trace function can be used.

■GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.



List of Pin Status

status type	Function group	Power-on reset or low-voltage detection state	eset or INITX input voltage etection state etection state etection state etection electron state etection electron electron etectron electron elect		mode or SLEEP RTC mode, or mode STOP mode state		e or Deep TOP mode	Return from Deep standby mode state		
Pin st	group	Power supply unstable	Power sta		Power supply stable	supply Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1	INIT	X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
Α	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state/Whe n oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/Wh en oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/Wh en oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/Wh en oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/Wh en oscillation stops*1, Hi-Z / Internal input fixed at "0"	Maintain previous state/Whe n oscillation stops*1, Hi-Z / Internal input fixed at "0"
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, lode, or ode state	RTC mod standby S	standby le or Deep TOP mode ate	Return from Deep standby mode state
Pin st	9.024	Power supply unstable	y Power supply		Power supply stable	Power supply stable		Power supply stable		Power supply stable
		-	INITX = 0	INITX =	INITX = 1	INITX = 1 INITX = 1		X = 1	INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	GPIO selected	Hi-Z / Input enabled	GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
F	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z/ Internal input fixed at "0"	Maintain previous state
G	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at "0"/ or Input enable	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state	Maintain previous state/Wh en oscillation stops*2, Hi-Z / Internal input fixed at "0"	Maintain previous state/Wh en oscillation stops*2, Hi-Z / Internal input fixed at "0"	Maintain previous state/Wh en oscillation stops*2, Hi-Z/ Internal input fixed at "0"	Maintain previous state/Wh en oscillation stops*2, Hi-Z/ Internal input fixed at "0"	Maintain previous state/Whe n oscillation stops*2, Hi-Z/ Internal input fixed at "0"



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	mode, ode, or ode state	standby STOP mode state Power supply stable		Return from Deep standby mode state
Pin s		Power supply unstable		supply ble	Power supply stable	Power su	oply stable			Power supply stable
		-	INITX = 0	INITX =	INITX = 1	INIT	X = 1			INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled		Maintain	Maintain previous state	GPIO selected	Hi-Z / Internal	GPIO
	GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain	previous state	Hi-Z / Internal input fixed at "0"	input fixed at "0"	input fixed at "0"	selected
Н	USB I/O pin	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Hi-Z at trans- mission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z at trans- mission/ Input enabled/ Internal input fixed at "0" at reception	Hi-Z / Input enabled	Hi-Z / Input enabled	Hi-Z / Input enabled
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input disabled	Hi-Z / Internal input fixed at "0" / Analog input disabled	Hi-Z / Internal input fixed at "0" / Analog input disabled			
I	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state		= /	GPIO
	Resource other than above selected	LI; 7	Hi-Z /	Hi-Z /	Maintain previous state	Maintain previous state	Hi-Z / Internal	WKUP input enabled	Hi-Z / WKUP input	selected
	GPIO selected	Hi-Z	Input enabled	Input enabled			input fixed at "0"		enabled	Maintain previous state
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Mointain	Moints:-	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
J	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	Timer mode, RTC mode, or STOP mode state		Deep standby RTC mode or Deep standby STOP mode state		Return from Deep standby mode state
Pin s		Power supply unstable	Power sta		Power supply stable	Power sup	oply stable	Power supply stable		Power supply stable
		-	INITX = 0	INITX =	INITX = 1	INIT	X = 1	INIT	X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
К	Resource selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	Analog output selected					*3	*4	U		
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain		Maintain previous state	GPIO selected Internal	Hi-Z / Internal	GPIO
L	Resource other than above selected	· Hi-Z	Hi-Z / Input	Hi-Z / Input	previous state	Maintain previous state	Hi-Z / Internal input	input fixed at "0"	input fixed at "0"	selected
	GPIO selected	1112	enabled	enabled			fixed at			
M	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled						
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at	GPIO selected Internal input fixed at	Hi-Z / Internal input fixed at	GPIO selected



Pin status type	Function group	Power-on reset or low-voltage detection state	INITX input state	Device internal reset state	Run mode or SLEEP mode state	RTC m	Pr mode, mode, or mode state Deep standby RTC mode or Deep standby STOP mode state		e or Deep TOP mode	Return from Deep standby mode state
Pin st		Power supply unstable		supply ble	Power supply stable	Power sup	oply stable	oly stable Power supply stable		Power supply stable
		-	INITX = 0	INITX =	INITX = 1	INIT	X = 1	INIT	X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled				
N	External interrupt enabled selected Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal input fixed at "0"	GPIO selected Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected

^{*1:} Oscillation is stopped at Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.

^{*2:} Oscillation is stopped at Stop mode and Deep Standby Stop mode.

^{*3:} Maintain previous state at Timer mode. GPIO selected Internal input fixed at "0" at RTC mode, Stop mode.

^{*4:} Maintain previous state at Timer mode. Hi-Z/Internal input fixed at "0" at RTC mode, Stop mode.



12. Electrical Characteristics

12.1 Absolute Maximum Ratings

Donomotor	Cumbal	F	Rating	Unit	Domonto
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage*1, *2	V _{cc}	Vss - 0.5	Vss + 6.5	V	
Power supply voltage (for USB)*1, *3	USBV _{cc}	V _{SS} - 0.5	V _{SS} + 6.5	V	
Analog power supply voltage*1, *4	AV _{cc}	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage*1, *4	AVRH	Vss - 0.5	Vss + 6.5	V	
		Vss - 0.5	V _{CC} + 0.5 (≤ 6.5V)	V	Except for USB pin
Input voltage*1	Vı	Vss - 0.5	USBV _{CC} + 0.5 (≤ 6.5 V)	V	USB pin
		V _{SS} - 0.5	V _{SS} + 6.5	V	5 V tolerant
Analog pin input voltage*1	V _{IA}	Vss - 0.5	AV _{CC} + 0.5 (≤ 6.5 V)	V	
Output voltage*1	Vo	V _{SS} - 0.5	V _{CC} + 0.5 (≤ 6.5 V)	V	
Clamp maximum current	I _{CLAMP}	-2	+2	mA	*8
Clamp total maximum current	Σ[I _{CLAMP}]		+20	mΑ	*8
			10	mA	4 mA type
L level maximum output current*5	I _{OL}	-	20	mΑ	12 mA type
			39	mΑ	The pin doubled as USB I/O
			4	mΑ	4 mA type
L level average output current*6	I _{OLAV}	-	12	mA	12 mA type
			16.5	mΑ	The pin doubled as USB I/O
L level total maximum output current	$\sum I_{OL}$	-	100	mA	
L level total average output current*7	$\sum I_{OLAV}$	-	50	mA	
			- 10	mA	4 mA type
H level maximum output current*5	I _{OH}	-	- 20	mΑ	12 mA type
			- 39	mA	The pin doubled as USB I/O
			- 4	mA	4 mA type
H level average output current*6	I _{OHAV}	-	- 12	mA	12 mA type
			- 18	mA	The pin doubled as USB I/O
H level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
H level total average output current*7	ΣI _{OHAV}	-	- 50	mA	
Power consumption	P _D	-	300	mW	
Storage temperature	T _{STG}	- 55	+ 150	°C	

^{*1:} These parameters are based on the condition that $V_{SS} = AV_{SS} = 0 \text{ V}$.

^{*2:} Vcc must not drop below Vss - 0.5 V.

^{*3:} USBVcc must not drop below Vss - 0.5 V.

 $^{^*4}$: Ensure that the voltage does not exceed V_{CC} + 0.5 V, for example, when the power is turned on.

^{*5:} The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.


^{*6:} The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

^{*7:} The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.



*8:

- See "List of Pin Functions" and "I/O Circuit Type" about +B input available pin.
- · Use within recommended operating conditions.
- · Use at DC voltage (current) the +B input.
- The +B signal should always be applied a limiting resistance placed between the +B signal and the device.
- The value of the limiting resistance should be set so that when the +B signal is applied the input current to the device pin does not exceed rated values, either instantaneously or for prolonged periods.
- Note that when the device drive current is low, such as in the low-power consumption modes, the +B input potential may pass through the protective diode and increase the potential at the VCC and AVCC pin, and this may affect other devices.
- Note that if a +B signal is input when the device power supply is off (not fixed at 0 V), the power supply is provided from the pins, so that incomplete operation may result.
- The following is a recommended circuit example (I/O equivalent circuit).



WARNING:

 Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.



12.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = AVRL = 0.0V)$

Parameter	Symbol	Conditions	Va	alue	Unit	Remarks
Parameter	Symbol	Conditions	Min	Max	Ullit	Remarks
Power supply voltage	V _{cc}	-	2.7*4	5.5	V	
Power supply voltage (3V power supply) for	USBV _{cc}		3.0	3.6 (≤ V _{CC})	V	*1
USB	USBVCC	-	2.7	5.5 (≤ V _{CC})	V	*2
Analog power supply voltage	AV _{CC}	-	2.7	5.5	V	$AV_{CC} = V_{CC}$
A - I - m - Common - m - M - m -	AVRH	-	2.7	AV _{CC}	V	
Analog reference voltage	AVRL	-	AV _{SS}	AV _{SS}	V	
Smoothing capacitor	Cs	-	1	10	μF	For Regulator*3
Operating temperature	T _A	-	- 40	+ 105	°C	

^{*1:} When P81/UDP0 and P80/UDM0 pins are used as USB (UDP0, UDM0).

WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges. Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

^{*2:} When P81/UDP0 and P80/UDM0 pins are used as GPIO (P81, P80).

^{*3:} See "C Pin" in "Handling Devices" for the connection of the smoothing capacitor.

^{*4:} In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.



12.3 DC Characteristics

12.3.1 Current Rating

 $(V_{CC} = AV_{CC} = USBV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AV_{RL} = 0V, T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Cumbal	Pin		Conditions	Va	lue	Unit	Domorko
Parameter	Symbol	name		Conditions	Тур	Max	Unit	Remarks
			PLL	CPU: 72 MHz, Peripheral: 36 MHz	32.5	41	mA	*1, *5
Run mode current	I _{cc}	VCC	Run mode	CPU:72 MHz, Peripheral clock stops NOP operation	18	23	mA	*1, *5
			High-speed CR Run mode	CPU/ Peripheral: 4 MHz*2	2.5	3.4	mA	*1
			Sub Run mode	CPU/ Peripheral: 32 kHz	110	980	μΑ	*1, *6
			Low-speed CR Run mode	CPU/ Peripheral: 100 kHz	130	1030	μΑ	*1
			PLL Sleep mode	Peripheral: 36 MHz	22	28	mA	*1, *5
Sleep			High-speed CR Sleep mode	Peripheral: 4 MHz*2	1.6	2.6	mA	*1
mode current	I _{CCS}		Sub Sleep mode	Peripheral: 32 kHz	96	955	μA	*1, *6
			Low-speed CR Sleep mode	Peripheral: 100 kHz	115	975	μA	*1

^{*1:} When all ports are fixed.

^{*2:} When setting it to 4 MHz by trimming.

^{*3:} T_A=+25°C, V_{CC}=5.5 V

^{*4:} T_A=+105°C, V_{CC}=5.5 V

^{*5:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*6:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



 $(V_{CC} = AV_{CC} = USBV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AV_{RL} = 0V, T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C)$

_		Pin		Va	lue										
Parameter	Symbol	name		Conditions	Typ*2	Max*2	Unit	Remarks							
			Main	$T_A = + 25$ °C, When LVD is off	4.1	4.8	mA	*1, *4							
Timer mode	I _{CCT}		Timer mode	$T_A = + 105$ °C, When LVD is off	-	5.4	mA	*1, *4							
current	I _{CCT}		Sub	$T_A = + 25$ °C, When LVD is off	17	66	μΑ	*1, *5							
	ICCI		Timer mode	$T_A = + 105$ °C, When LVD is off	-	835	μΑ	*1, *5							
RTC mode	I _{CCR}		RTC mode	$T_A = + 25$ °C, When LVD is off	15	61	μA	*1, *5							
current	ICCR		TO Mode	$T_A = + 105$ °C, When LVD is off	-	680	μΑ	*1, *5							
Stop mode	I _{CCH}		Stop mode	$T_A = + 25$ °C, When LVD is off	14	53	μΑ	*1							
current	ICCH		Stop mode	$T_A = + 105$ °C, When LVD is off	-	600	μΑ	*1							
		vcc	vcc		$T_A = + 25^{\circ}C$, When LVD is off, When RAM is off	2.2	11	μA	*1, *3, *5						
				Deep Standby	$T_A = + 25^{\circ}C$, When LVD is off, When RAM is on	6.2	23	μA	*1, *3, *5						
	I _{CCRD}		RTC mode	T _A = + 105°C, When LVD is off, When RAM is off		155	μA	*1, *3, *5							
Deep Standby				$T_A = + 105$ °C, When LVD is off, When RAM is on	-	215	μA	*1, *3, *5							
current				$T_A = + 25^{\circ}C$, When LVD is off, When RAM is off	1.6	9.6	μA	*1, *3							
			Deep Standby	$T_A = + 25^{\circ}C$, When LVD is off, When RAM is on	5.6	22	μA	*1, *3							
	ICCHD	CCHD	Deep Standby Stop mode	T _A = + 105°C, When LVD is off, When RAM is off		150	μA	*1, *3							
											T _A = + 105°C, When LVD is off, When RAM is on	-	210	μA	*1, *3

^{*1:} When all ports are fixed.

^{*2:} Vcc=5.5 V

^{*3:} RAM on/off setting is on-chip SRAM only.

^{*4:} When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

^{*5:} When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)



Low-Voltage Detection Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
i didilictei	Symbol	name	Conditions	Тур	Max	Oilit	Remarks
Low-voltage detection			At operation for reset Vcc = 5.5 V	0.13	0.3	μΑ	At not detect
circuit (LVD) power supply current	I _{CCLVD} VCC	VCC	At operation for interrupt Vcc = 5.5 V	0.13	0.3	μА	At not detect

Flash Memory Current

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Val	ue	Unit	Remarks	
rarameter	Syllibol	name	Conditions	Тур	Max		Remarks	
Flash memory write/erase current	I _{CCFLASH}	vcc	At Write/Erase	9.5	11.2	mA	*	

^{*:} The current at which to write or erase Flash memory, "I_{CCFLASH}" is added to "I_{CC}".

A/D Converter Current

(Vcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V, T_A = - 40°C to + 105°C)

Parameter	Symbol	Pin	Conditions	Val	lue	Unit	Remarks
Farameter	Symbol	name	Conditions	Тур	Max	Offic	Nemarks
Power cumply current	Power supply current I _{CCAD} AVCC		At 1unit operation	0.69	0.90	mA	
Power supply current			At stop	0.25	25.84	μA	
Reference power supply current	I _{CCAVRH}	AVRH	At 1unit operation AVRH=5.5 V	1.1	1.97	mA	
Supply Surront			At stop	0.2	3.4	μA	

D/A Converter Current

(V_{CC} = AV_{CC} = 2.7V to 5.5V, V_{SS} = AV_{SS} = 0V, T_A = -40°C to + 105°C)

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
rarameter	Symbol	name	Conditions	Min	Тур	Max	Oill	Remarks
			At 1unit operation AV _{cc} =3.3 V	250	315	380	μΑ	
Power supply current*1	IDDA -	AVCC	At 1unit operation AV _{cc} =5.0 V	380	475	580	μΑ	
	I _{DSA}		At stop	-	-	16	μΑ	

^{*1:} No-load

^{*2:} Generates the max current by the CODE about 0x200



12.3.2 Pin Characteristics

(Vcc = USBVcc = AVcc = 2.7V to 5.5V, Vss = AVss = AVRL = 0V, T_A = - 40°C to + 105°C)

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
rarameter	Symbol	Fill lialile	Conditions	Min	Тур	Max		Remarks
H level input voltage (hysteresis	V _{IHS}	CMOS hysteresis input pin, MD0, MD1	-	V _{CC} × 0.8	-	V _{CC} + 0.3	V	
input)		5 V tolerant input pin	-	Vcc × 0.8	-	Vss + 5.5	V	
L level input voltage (hysteresis	V _{ILS}	CMOS hysteresis input pin, MD0, MD1	-	Vss - 0.3	-	Vcc × 0.2	V	
input)		5 V tolerant input pin	-	V _{SS} - 0.3	-	$V_{CC} \times 0.2$	V	
		4 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$	Vcc - 0.5	-	Vcc	V	
H level output voltage	V _{ОН}	12 mA type	$I_{OH} = -2 \text{ mA}$ $V_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -12 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OH} = -8 \text{ mA}$	Vcc - 0.5	-	Vcc	V	
		The pin doubled as USB I/O	$USBV_{CC} \ge 4.5 \text{ V},$ $I_{OH} = -18.0 \text{ mA}$ $USBV_{CC} < 4.5 \text{ V},$ $I_{OH} = -12.0 \text{ mA}$	USBVcc - 0.4	-	USBVcc	V	
		4 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 4 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 2 \text{ mA}$	Vss	-	0.4	V	
L level output voltage	V _{OL}	12 mA type	$V_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 12 \text{ mA}$ $V_{CC} < 4.5 \text{ V},$ $I_{OL} = 8 \text{ mA}$	Vss	-	0.4	V	
		The pin doubled as USB I/O	$USBV_{CC} \ge 4.5 \text{ V},$ $I_{OL} = 16.5 \text{ mA}$ $USBV_{CC} < 4.5 \text{ V},$ $I_{OL} = 10.5 \text{ mA}$	Vss	-	0.4	V	
Input leak current	I _{IL}	-	-	- 5	-	+ 5	μA	
Pull-up resistance value	R_{PU}	Pull-up pin	V _{cc} ≥ 4.5 V	33	50	90	kΩ	
Input capacitance	C _{IN}	Other than VCC, USBVCC, VSS, AVCC, AVSS, AVRH, AVRL	V _{cc} < 4.5 V	-	5	180	pF	



12.4 AC Characteristics


12.4.1 Main Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin	Conditions	Val	ue	Unit	Remarks
Parameter	Symbol	name	Conditions	Min	Max	Onit	Remarks
			V _{CC} ≥ 4.5 V	4	48	MHz	When crystal oscillator is
Input frequency	f _{CH}		$V_{cc} < 4.5 \text{ V}$	4	20	IVII IZ	connected
input frequency	ICH		V _{CC} ≥ 4.5 V	4	48	MHz	When using external
			$V_{CC} < 4.5 \text{ V}$	4	20	1411 12	Clock
Input clock cycle	t _{CYLH}	X0,	V _{CC} ≥ 4.5 V	20.83	250	ns	When using external
input clock cycle	CYLH	X1	$V_{cc} < 4.5 \text{ V}$	50	250	113	Clock
Input clock pulse width	_		Pwh/tcylh,	45	55	%	When using external
input blook pulse width			PwL/tcYLH	10	00	70	Clock
Input clock rising time and falling time	t _{CF,} t _{CR}		-	-	5	ns	When using external Clock
	f _{CM}	-	-	-	72	MHz	Master clock
Internal execution	f _{CC}	-	-	-	72	MHz	Base clock (HCLK/FCLK)
Internal operating clock frequency*1	f _{CP0}	-	-	-	40	MHz	APB0 bus clock*2
	f _{CP1}	-	-	-	40	MHz	APB1 bus clock*2
	f _{CP2}	-	-	-	40	MHz	APB2 bus clock*2
	t _{cycc}	-	-	13.8	-	ns	Base clock (HCLK/FCLK)
Internal operating	t _{CYCP0}	-	-	25	-	ns	APB0 bus clock*2
	t _{CYCP1}	-	-	25	-	ns	APB1 bus clock*2
	t _{CYCP2}	-	-	25	-	ns	APB2 bus clock*2

^{*1:} For more information about each internal operating clock, see "Chapter: Clock" in "FM3 Family Peripheral Manual".

^{*2:} For about each APB bus which each peripheral is connected to, see "Block Diagram" in this datasheet.






12.4.2 Sub Clock Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 105^{\circ}\text{C})$

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Parameter	Symbol	name	Conditions	Min	Тур	Max	Oilit	Nemarks	
Input frequency	1/ t _{CYLL}		-	-	32.768	-	kHz	When crystal oscillator is connected	
, ,	0122	X0A,	-	32	-	100	kHz	When using external clock	
Input clock cycle	t _{CYLL}	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		PWH/tCYLL, PWL/tCYLL	45	-	55	%	When using external clock	

^{*:} See "Sub crystal oscillator" in "Handling Devices" for the crystal oscillator used.





12.4.3 Built-in CR Oscillation Characteristics

Built-in High-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
		T _A = + 25°C	3.92	4	4.08		
		T _A = 0°C to + 85°C	3.9	4	4.1		
		T _A = -40°C to + 105°C	3.88	4	4.12		When trimming*1
Clock frequency	f _{CRH}	$T_A = +25^{\circ}C$ $V_{CC} \le 3.6 \text{ V}$	3.94	4	4.06	MHz	
		T _A = - 20°C ~ + 85°C V _{CC} ≤ 3.6 V	3.92	4	4.08		
		$T_A = -20^{\circ}\text{C} \sim +105^{\circ}\text{C}$ $V_{CC} \le 3.6 \text{ V}$	3.9	4	4.1		
		$T_A = -40^{\circ}\text{C to} + 105^{\circ}\text{C}$	2.8	4	5.2		When not trimming
Frequency stabilization time	t _{CRWT}	-	-	-	30	μs	*2

^{*1:} In the case of using the values in CR trimming area of Flash memory at shipment for frequency/temperature trimming.

Built-in Low-speed CR

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
rarameter	Symbol Conditions	Conditions	Min	Тур	Max	Oill	Remarks
Clock frequency	f _{CRL}	-	50	100	150	kHz	

^{*2:} This is the time to stabilize the frequency of high-speed CR clock after setting trimming value. This period is able to use high-speed CR clock as source clock.



12.4.4 Operating Conditions of Main and USB PLL (In the case of using main clock for input of PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$

Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Onit	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	4	-	16	MHz	
PLL multiplication rate	-	5	-	37	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	75	-	150	MHz	
Main PLL clock frequency*2	f _{CLKPLL}	-	-	72	MHz	
USB clock frequency*3	f _{CLKSPLL}	-	-	48	MHz	After the M frequency division

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

12.4.5 Operating Conditions of Main PLL (In the case of using built-in high-speed CR for input clock of Main PLL)

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Oilit	Remarks
PLL oscillation stabilization wait time*1 (LOCK UP time)	t _{LOCK}	100	-	-	μs	
PLL input clock frequency	f _{PLLI}	3.8	4	4.2	MHz	
PLL multiplication rate	-	19	-	35	multiplier	
PLL macro oscillation clock frequency	f _{PLLO}	72		150	MHz	
Main PLL clock frequency*2	f _{CLKPLL}	-	-	72	MHz	

^{*1:} Time from when the PLL starts operating until the oscillation stabilizes.

Note:

 Make sure to input to the Main PLL source clock, the high-speed CR clock (CLKHC) that the frequency/temperature has been trimmed.

When setting PLL multiple rate, please take the accuracy of the built-in high-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.




^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".

^{*3:} For more information about USB clock, see "Chapter 2-2: USB Clock Generation" in "FM3 Family Peripheral Manual Communication Macro Part".

^{*2:} For more information about Main PLL clock (CLKPLL), see "Chapter 2-1: Clock" in "FM3 Family Peripheral Manual".





12.4.6 Reset Input Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name Conditions		Val	lue	Unit	Remarks
i arameter	Cymbei	1 III Hallo	Contantions	Min	Max	J.III	Romano
Reset input time	t _{INITX}	INITX	-	500	-	ns	

12.4.7 Power-on Reset Timing


 $(V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol Pin		Conditions		Value		Unit	Remarks
Farameter	Syllibol	name	Conditions	Min	Тур	Max	Oilit	Remarks
Power supply shut down time	t _{OFF}		-	1	-	-	ms	*1
Power ramp rate	dV/dt	VCC	V _{CC} : 0.2 V to 2.70 V	0.3	-	1000	mV/µs	*2
Time until releasing Power-on reset	t _{PRT}		-	1.34	-	18.6	ms	

^{*1:} Vcc must be held below 0.2 V for minimum period of toff. Improper initialization may occur if this condition is not met.

Note:

- If toff cannot be satisfied designs must assert external reset(INITX) at power-up and at any brownout event per 12.4.6.



Glossarv

 VDH: detection voltage (when SVHR=00000) of Low-Voltage detection reset. See "12.8. Low-Voltage Detection Characteristics".

^{*2:} This dV/dt characteristic is applied at the power-on of cold start (toff>1 ms).




12.4.8 Base Timer Input Timing

Timer input timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol Pin name		Conditions	Val	ue	Unit	Remarks
raiametei	Symbol	riii iiaiiie	Conditions	Min	Max	Ollic	Remarks
Input pulse width	t _{TIWH} , t _{TIWL}	TIOAn/TIOBn (when using as ECK, TIN)	-	2tcycp	-	ns	



Trigger input timing

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
				Min	Max		
Input pulse width	t _{TRGH} , t _{TRGL}	TIOAn/TIOBn (when using as TGIN)	-	2tcycp	-	ns	



Note:

tcycp indicates the APB bus clock cycle time.
 About the APB bus number which the Base Timer is connected to, see "Block Diagram" in this data sheet.



12.4.9 CSIO/UART Timing

CSIO (SPI = 0, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	Vcc < 4.5 V		V _{CC} ≥ 4.5 V		I Imi4
	Symbol			Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{SCYC}	SCKx	Master mode	4tcycp	-	4tcycp	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup \ time$	t _{IVSHI}	SCKx, SINx		50	-	30	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx	Slave mode	tcycp + 10	-	tcycp + 10	-	ns
$SCK\downarrow \to SOT\;delay\;time$	t _{SLOVE}	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \uparrow setup \ time$	t _{IVSHE}	SCKx, SINx		10	-	10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance C_L = 30 pF.









CSIO (SPI = 0, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	V_{CC} < 4.5 V		V _{CC} ≥ 4.5 V		Unit
	Symbol			Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx	Master mode	4t _{CYCP}	-	4tcycp	-	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{shovi}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLI}	SCKx, SINx		50	-	30	-	ns
$SCK\downarrow \to SIN \; hold \; time$	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2t _{CYCP} - 10	-	2t _{CYCP} - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \uparrow \to SOT \ delay \ time$	t _{SHOVE}	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLE}	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK\downarrow \to SIN \; hold \; time$	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.









CSIO (SPI = 1, SCINV = 0)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$


Parameter	Symbol	Pin name	Conditions	V _{CC} < 4.5 V		V _{CC} ≥ 4.5 V		Linit
	Symbol			Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx		4tcycp	-	4tcycp	•	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{shovi}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN → SCK ↓ setup time	t _{IVSLI}	SCKx, SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXI}	SCKx, SINx		0	-	0	-	ns
SOT → SCK ↓ delay time	t _{sovLI}	SCKx, SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2tcycp - 10	-	2tcycp - 10	•	ns
Serial clock H pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	•	ns
SCK ↑ → SOT delay time	t _{SHOVE}	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \downarrow setup \ time$	t _{IVSLE}	SCKx, SINx	Slave mode	10	ı	10	1	ns
$SCK \downarrow \rightarrow SIN \text{ hold time}$	t _{SLIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- t_{CYCP} indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 \text{ pF}$.









CSIO (SPI = 1, SCINV = 1)


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$


Doromotor	Cumbal	Pin	Conditions	V _{CC} < 4	.5 V	V _{cc} ≥	4.5 V	Heit
Parameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t _{scyc}	SCKx		4tcycp	-	4tcycp	-	ns
$SCK\downarrow \to SOT \ delay \ time$	t _{SLOVI}	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup \ time$	t _{IVSHI}	SCKx, SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{shixi}	SCKx, SINx		0	-	0	-	ns
$SOT \to SCK \uparrow delay time$	t _{sovні}	SCKx, SOTx		2t _{CYCP} - 30	1	2t _{CYCP} - 30	-	ns
Serial clock L pulse width	t _{SLSH}	SCKx		2tcycp - 10	•	2tcycp - 10	-	ns
Serial clock H pulse width	t _{SHSL}	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK\downarrow \to SOT\;delay\;time$	t _{SLOVE}	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \uparrow setup \ time$	t _{IVSHE}	SCKx, SINx	Slave mode	10	1	10	-	ns
$SCK \uparrow \to SIN \; hold \; time$	t _{SHIXE}	SCKx, SINx		20	-	20	-	ns
SCK falling time	t _F	SCKx		-	5	-	5	ns
SCK rising time	t _R	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to CLK synchronous mode.
- tcycp indicates the APB bus clock cycle time.
- About the APB bus number which Multi-function serial is connected to, see "Block Diagram" in this data sheet.
- These characteristics only guarantee the same relocate port number.
- For example, the combination of SCKx_0 and SOTx_1 is not guaranteed.
- When the external load capacitance $C_L = 30 pF$.








UART external clock input (EXT = 1)

$$(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$$

Parameter	Symbol	Conditions	Min	Max	Unit	Remarks
Serial clock L pulse width	t _{SLSH}		t _{CYCP} + 10	-	ns	
Serial clock H pulse width	t _{SHSL}	0 20 - 5	tcycp + 10	-	ns	
SCK falling time	t _F	C _L = 30 pF	-	5	ns	
SCK rising time	t _R		-	5	ns	





12.4.10 External Input Timing


 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter	Symbol	Fili haine	Conditions	Min	Max	Oill	Remarks
		ADTG		2tcyce* ¹	_	ns	A/D converter trigger input
		FRCKx	-	ZICYCP	_	113	Free-run timer input clock
Input pulse width	t _{INH,}	ICxx					Input capture
input puise width	t _{INL}	DTTIxX	=	2tcycp*1	-	ns	Waveform generator
		INTxx,	*2	2tcycp + 100*1	-	ns	External interrupt
		NMIX	*3	500	-	ns	NMI
		WKUPx	*4	500	-	ns	Deep standby wake up

^{*1:} tcycp indicates the APB bus clock cycle time.

About the APB bus number which the A/D converter, Multi-function Timer, External interrupt are connected to, see "Block Diagram" in this data sheet.

- *2: When in Run mode, in Sleep mode.
- *3: When in Stop mode, in RTL mode, in Timer mode.
- *4: When in Deep Standby RTC mode, in Deep Standby Stop mode.






12.4.11 Quadrature Position/Revolution Counter timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Davamatan	Cumbal	Conditions	Val	ue	I In:i4
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin H width	t _{AHL}	-			
AIN pin L width	t _{ALL}	-			
BIN pin H width	t _{BHL}	-			
BIN pin L width	t _{BLL}	-			
BIN rising time from AIN pin H level	t _{AUBU}	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin H level	t _{BUAD}	PC_Mode2 or PC_Mode3			
BIN falling time from AIN pin L level	t _{ADBD}	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin L level	t _{BDAU}	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin H level	t _{BUAU}	PC_Mode2 or PC_Mode3	2tcycp*	-	ns
BIN falling time from AIN pin H level	t _{AUBD}	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin L level	t _{BDAD}	PC_Mode2 or PC_Mode3			
BIN rising time from AIN pin L level	t _{ADBU}	PC_Mode2 or PC_Mode3			
ZIN pin H width	t _{zhl}	QCR:CGSC=0			
ZIN pin L width	t _{zll}	QCR:CGSC=0			
AIN/BIN rising and falling time from determined ZIN level	t _{ZABE}	QCR:CGSC=1			
Determined ZIN level from AIN/BIN rising and falling time	t _{ABEZ}	QCR:CGSC=1			


^{*:} tcycp indicates the APB bus clock cycle time.


About the APB bus number which the Quadrature Position/Revolution Counter is connected to, see "Block Diagram" in this data sheet.













12.4.12 PC Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$


Parameter	Symbol	Conditions	Standa mod		Fast mod		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	f _{SCL}		0	100	0	400	kHz	
(Repeated) START condition hold								
time	t _{HDSTA}		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock L width	t _{LOW}		4.7	-	1.3	1	μs	
SCL clock H width	t _{HIGH}		4.0	-	0.6	1	μs	
(Repeated) START condition setup time $SCL \uparrow \rightarrow SDA \downarrow$	t _{SUSTA}	$C_{L} = 30 \text{ pF},$	4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	t _{HDDAT}	$R = (V_P/I_{OL})^{*1}$	0	3.45*2	0	0.9*3	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	t _{SUDAT}		250	-	100	1	ns	
STOP condition setup time $SCL \uparrow \rightarrow SDA \uparrow$	t _{susto}		4.0	-	0.6	-	μs	
Bus free time between STOP condition and START condition	t _{BUF}		4.7	-	1.3	-	μs	
Noise filter	t _{SP}	-	2t _{CYCP} *4	-	2t _{CYCP} *4	-	ns	

^{*1:} R and C_L represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively. V_P indicates the power supply voltage of the pull-up resistor and I_{OL} indicates V_{OL} guaranteed current.

About the APB bus number that I²C is connected to, see "Block Diagram" in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more

To use Fast-mode, set the APB bus clock at 8 MHz or more.



^{*2:} The maximum thodat must satisfy that it does not extend at least L period (tLOW) of device's SCL signal.

^{*3:} A Fast mode I²C bus device can be used on a Standard mode I²C bus system as long as the device satisfies the requirement of "t_{SUDAT} ≥ 250 ns".

^{*4:} tcycp is the APB bus clock cycle time.




12.4.13 JTAG Timing

 $(V_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Pin name	Conditions	Va	lue	Unit	Remarks
Farameter	Syllibol	Fili lialile	Conditions	Min	Max	Ollit	Remarks
TMC TDI cotup time	+	TCK,	V _{CC} ≥ 4.5 V	15		20	
TMS, TDI setup time	T _{JTAGS}	TMS, TDI	V _{CC} < 4.5 V	15	-	ns	
TMS, TDI hold time	t	TCK,	V _{CC} ≥ 4.5 V	15	_	ns	
TWG, TEI Hold tille	t _{JTAGH}	TMS, TDI	$V_{cc} < 4.5 \text{ V}$	13	_	113	
TDO datas time		TCK,	V _{CC} ≥ 4.5 V	-	25	20	
TDO delay time	T _{JTAGD}	TDO	V _{CC} < 4.5 V	-	45	ns	

Note:

- When the external load capacitance $C_L = 30 \text{ pF}$.





12.5 12-bit A/D Converter

Electrical characteristics for the A/D converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AV_{RL} = 0V, T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Downwater	Cumhal	Pin		Value		l lm!4	Damarka
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	-	± 1.5	± 4.5	LSB	
Differential Nonlinearity	-	-	-	± 1.7	± 2.5	LSB	AVRH = 2.7 V to 5.5 V
Zero transition voltage	V_{zT}	ANxx	-	± 10	± 15	mV	AVKH = 2.7 V 10 5.5 V
Full-scale transition voltage	V _{FST}	ANxx	-	AVRH ± 5	AVRH ± 15	mV	
Conversion time		_	0.8*1	-	-	μs	AV _{cc} ≥ 4.5 V
Conversion time			1.0* ¹	-	-	<u>1</u>	$AV_{CC} < 4.5 V$
Sampling time*2	ts		0.24	-	10	-16	AV _{cc} ≥ 4.5 V
Sampling time	·s	-	0.3	-	10	μs	AV _{cc} < 4.5 V
0 1 1 1 *2			40	-	1000		AV _{cc} ≥ 4.5 V
Compare clock cycle*3	t _{CCK}	-	50	-	1000	ns	AV _{cc} < 4.5 V
State transition time to operation permission	t _{STT}	-	-	-	1.0	μs	
Analog input capacity	C _{AIN}	-	-	-	9.7	pF	
Analan innut parietan	D				1.7	kΩ	AV _{cc} ≥ 4.5 V
Analog input resistor	R _{AIN}	-	-	-	2.4	K12	$AV_{CC} < 4.5 V$
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μΑ	
Analog input voltage	-	ANxx	AVRL	-	AVRH	V	
Reference voltage	-	AVRH	2.7	-	AVcc	V	
Reference voltage	-	AVRL	AVss	-	AV _{SS}	V	

^{*1:} The conversion time is the value of sampling time (ts) + compare time (tc).

The condition of the minimum conversion time is the following.

 $AV_{CC} \ge 4.5 \text{ V}$, HCLK=50 MHz sampling time: 240 ns, compare time: 560 ns $AV_{CC} < 4.5 \text{ V}$, HCLK=40 MHz sampling time: 300 ns, compare time: 700 ns

Ensure that it satisfies the value of the sampling time (ts) and compare clock cycle (tcck).

For setting of the sampling time and compare clock cycle, see "Chapter 1-1: A/D Converter" in "FM3 Family Peripheral Manual Analog Macro Part".

The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.

For the number of the APB bus to which the A/D Converter is connected, see "Block Diagram".


The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

*2: A necessary sampling time changes by external impedance.

Ensure that it sets the sampling time to satisfy (Equation 1).

*3: The compare time (tc) is the value of (Equation 2).





(Equation 1) $t_S \ge (R_{AIN} + R_{EXT}) \times C_{AIN} \times 9$

ts: Sampling time

R_{AIN}: Input resistor of A/D = 1.5 k Ω at 4.5 V \leq AV_{CC} \leq 5.5 V ch.0 to ch.7

Input resistor of A/D = 1.6 k Ω at 4.5 V \leq AV_{CC} \leq 5.5 V ch.8 to ch.15 Input resistor of A/D = 1.7 k Ω at 4.5 V \leq AV_{CC} \leq 5.5 V ch.16 to ch.26 Input resistor of A/D = 2.2 k Ω at 2.7 V \leq AV_{CC} < 4.5 V ch.0 to ch.7 Input resistor of A/D = 2.3 k Ω at 2.7 V \leq AV_{CC} < 4.5 V ch.8 to ch.15 Input resistor of A/D = 2.4 k Ω at 2.7 V \leq AV_{CC} < 4.5 V ch.16 to ch.26

C_{AIN}: Input capacity of A/D = 9.7 pF at 2.7 V \leq AV_{CC} \leq 5.5 V

R_{EXT}: Output impedance of external circuit

(Equation 2) $t_C = t_{CCK} \times 14$

t_C: Compare time

t_{CCK}: Compare clock cycle



12.5.1 Definition of 12-bit A/D Converter Terms

■ Resolution: Analog variation that is recognized by an A/D converter.


■ Integral Nonlinearity: Deviation of the line between the zero-transition point (0b000000000000 ←→ 0b00000000001)

and the full-scale transition point (0b111111111110 \longleftrightarrow 0b1111111111) from the actual

conversion characteristics.

■ Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code

by 1 LSB.





12.6 10-bit D/A Converter

Electrical Characteristics for the D/A Converter

 $(V_{CC} = AV_{CC} = 2.7V \text{ to } 5.5V, V_{SS} = AV_{SS} = AV_{RL} = 0V, T_{A} = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Doromotor	Symbol	Din name		Value		Unit	Remarks
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-		-	-	10	bit	
Communication times	t _{C20}		0.47	0.58	0.69	μs	Load 20 pF
Conversion time	t _{C100}		2.37	2.90	3.43	μs	Load 100 pF
Integral Nonlinearity*1	INL		- 4.0	-	+ 4.0	LSB	
Differential Nonlinearity*1,*2	DNL	DA	- 0.9	-	+ 0.9	LSB	
Output Valtage offers	.,	DAx	-	-	10.0	mV	Code is 0x000
Output Voltage offset	V _{OFF}		- 20.0	-	+ 5.4	mV	Code is 0x3FF
A color of the desired	6		3.10	3.80	4.50	kΩ	D/A operation
Analog output impedance	R _o		2.0	-	-	ΜΩ	D/A stop
Output undefined period	t _R		-	-	70	ns	

^{*1:} No-load

^{*2:} Generates the max current by the CODE about 0x200



12.7 USB Characteristics

 $(V_{CC} = 2.7V \text{ to } 5.5V, USBV_{CC} = 3.0V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +105^{\circ}C)$


	Parameter	Symbol	Pin	Conditions		Value	Unit	Remarks
	Farameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
	Input H level voltage	V_{IH}		-	2.0	$USBV_{CC} + 0.3$	V	*1
Input	Input L level voltage	V _{IL}		-	Vss - 0.3	0.8	V	*1
characteris- tics	Differential input sensitivity	V _{DI}		-	0.2	-	V	*2
	Different common mode range	V _{CM}		-	0.8	2.5	V	*2
	Output H level voltage	V _{OH}		External pull-down resistor = 15 kΩ	2.8	3.6	V	*3
	Output L level voltage	V _{oL}	UDP0, UDM0	External pull-up resistor = 1.5 kΩ	0.0	0.3	V	*3
Output	Crossover voltage	V_{CRS}		-	1.3	2.0	V	*4
characteris-	Rising time	t _{FR}		Full-Speed	4	20	ns	*5
tics	Falling time	t _{FF}		Full-Speed	4	20	ns	*5
	Rising/falling time matching	t _{FRFM}		Full-Speed	90	111.11	%	*5
	Output impedance	Z_{DRV}		Full-Speed	28	44	Ω	*6
	Rising time	t _{LR}		Low-Speed	75	300	ns	*7
	Falling time	t _{LF}		Low-Speed	75	300	ns	*7
	Rising/falling time matching	t _{LRFM}		Low-Speed	80	125	%	*7

^{*1:} The switching threshold voltage of the Single-End-Receiver of USB I/O buffer is set as within V_{IL} (Max) = 0.8V, V_{IH} (Min) = 2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.

The Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.


The voltage range above is said to be the common mode input voltage range.




^{*2:} Use the differential-Receiver to receive the USB differential data signal.



- *3: The output drive capability of the driver is below 0.3 V at Low-State (V_{OL}) (to 3.6 V and 1.5 k Ω load), and 2.8 V or above (to ground and 15 k Ω load) at High-State (V_{OH}).
- *4: The cross voltage of the external differential output signal (D + /D) of USB I/O buffer is within 1.3 V to 2.0 V.



*5: They indicate rising time (Trise) and falling time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ± 10% to minimize RFI emission.







*6: USB Full-speed connection is performed via twist pair cable shield with 90 Ω ± 15% characteristic impedance (Differential Mode).

USB standard defines that output impedance of USB driver must be in range from 28 Ω to 44 Ω . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance.

When using this USB I/O, use it with 25 Ω to 30 Ω (recommendation value 27 Ω) Series resistor Rs.




*7: They indicate rising time (Trise) and falling time (Tfall) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See "Low-Speed Load (Compliance Load)" for conditions of the external load.




Low-Speed Load (Upstream Port Load) - Reference 1



Low-Speed Load (Downstream Port Load) - Reference 2



Low-Speed Load (Compliance Load)





12.8 Low-Voltage Detection Characteristics

12.8.1 Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Cumbal	Conditions		Va	alue	Unit	Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHR*1=	2.25	2.45	2.65	V	When voltage drops
Released voltage	VDH	00000	2.30	2.50	2.70	V	When voltage rises
Detected voltage	VDL	SVHR*1=	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	00001	Same	as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	00010	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	00011	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	00100	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	00101	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	00110	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	00111	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	01000	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	01001	Samo	e as SVH	R = 00000 value	V	When voltage rises
Detected voltage	VDL	SVHR*1=	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	01010	Samo	e as SVH	R = 00000 value	V	When voltage rises
LVD stabilization wait time	t _{LVDW}	-	-	-	8160 × tcycp*2	μs	
LVD detection delay time	t _{LVDDL}	-	-	-	200	μs	

^{*1:} The SVHR bit of Low-Voltage Detection Voltage Control Register (LVD_CTL) is initialized to "00000" by Low-Voltage Detection Reset.

^{*2:} tcycp indicates the APB2 bus clock cycle time.



12.8.2 Interrupt of Low-Voltage Detection

 $(T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Symbol	Conditions		Value		Unit	Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 00011	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	3VHI = 00011	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 00100	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	SVHI = 00100	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	CV/III 00404	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	SVHI = 00101	3.04	3.30	3.56	V	When voltage rises
Detected voltage	VDL	SVHI = 00110	3.31	3.60	3.89	V	When voltage drops
Released voltage	VDH	3VHI = 00110	3.40	3.70	4.00	V	When voltage rises
Detected voltage	VDL	SVHI = 00111	3.40	3.70	4.00	V	When voltage drops
Released voltage	VDH	SVHI = 00111	3.50	3.80	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 01000	3.68	4.00	4.32	V	When voltage drops
Released voltage	VDH	SVHI = 01000	3.77	4.10	4.43	V	When voltage rises
Detected voltage	VDL	SVHI = 01001	3.77	4.10	4.43	V	When voltage drops
Released voltage	VDH	3VHI = 01001	3.86	4.20	4.54	V	When voltage rises
Detected voltage	VDL	CV/III 04040	3.86	4.20	4.54	V	When voltage drops
Released voltage	VDH	SVHI = 01010	3.96	4.30	4.64	V	When voltage rises
LVD stabilization wait time	t _{LVDW}	-	-	-	8160 x t _{CYCP} *	μs	
LVD detection delay time	t _{LVDDL}	-	-	-	200	μs	

 $[\]ensuremath{^{*:}}$ $t_{\ensuremath{\text{CYCP}}}$ indicates the APB2 bus clock cycle time.



12.9 Flash Memory Write/Erase Characteristics

12.9.1 Write / Erase time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Dara	ımeter	Va	lue	Unit	Remarks
Гага	iiiietei	Тур	Max	Offic	Reiliaiks
Sector erase time	Large Sector	1.1	2.7	s	Includes write time prior to internal erase
Sector erase time	Small Sector	0.3	0.9	5	includes while time phor to internal erase
Half word (16-bit) write time		16	310	μs	Not including system-level overhead time
Chip erase time		6.8	18	S	Includes write time prior to internal erase

^{*:} The typical value is immediately after shipment, the maximum value is guarantee value under 10,000 cycle of erase/write.

12.9.2 Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	

^{*:} At average + 85°C



12.10Return Time from Low-Power Consumption Mode

12.10.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Cumbal	Value		11-21	D
	Symbol	Тур	Max*	Unit	Remarks
Sleep mode		tcy	rcc	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		40	80	μs	
Low-speed CR Timer mode		340	680	μs	
Sub Timer mode	t _{ICNT}	680	860	μs	
RTC mode, Stop mode		268	503	μs	
Deep Standby RTC mode		308	583	μs	When RAM is off
Deep Standby Stop mode		268	503	μs	When RAM is on

^{*:} The maximum value depends on the accuracy of built-in CR.


Operation example of return from Low-Power consumption mode (by external interrupt*)



^{*:} External interrupt is set to detecting fall edge.



Operation example of return from Low-Power consumption mode (by internal resource interrupt*)



^{*:} Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
- See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".



12.10.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


Return Count Time

 $(V_{CC} = 2.7V \text{ to } 5.5V, T_A = -40^{\circ}C \text{ to } + 105^{\circ}C)$

Parameter	Cumbal	Val	Value		Remarks
	Symbol	Тур	Max*	Unit	Remarks
Sleep mode		148	263	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		148	263	μs	
Low-speed CR Timer mode		248	463	μs	
Sub Timer mode	T _{RCNT}	312	496	μs	
RTC mode, Stop mode		268	503	μs	
Deep Standby RTC mode		308	583	μs	When RAM is off
Deep Standby Stop mode		268	503	μs	When RAM is on


^{*:} The maximum value depends on the accuracy of built-in CR.

Operation example of return from Low-Power consumption mode (by INITX)









^{*:} Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes:

- The return factor is different in each Low-Power consumption modes.
- See "Chapter 6: Low Power Consumption Mode" and "Operations of Standby Modes" in FM3 Family Peripheral Manual.
- When interrupt recoveries, the operation mode that CPU recoveries depends on the state before the Low-Power consumption mode transition. See "Chapter 6: Low Power Consumption Mode" in "FM3 Family Peripheral Manual".
- The time during the power-on reset/low-voltage detection reset is excluded. See "12.4.7. Power-on Reset Timing in 12.4. AC Characteristics in 12.Electrical Characteristics" for the detail on the time during the power-on reset/low-voltage detection reset.
- When in recovery from reset, CPU changes to the high-speed CR run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




13. Ordering Information

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing
MB9BF521KPMC-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte		
MB9BF522KPMC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP (0.5 mm pitch), 48-pin (LQA048)	
MB9BF524KPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	(LQA040)	
MB9BF521LPMC1-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte		
MB9BF522LPMC1-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP (0.5 mm pitch), 64-pin (LQD064)	
MB9BF524LPMC1-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	(LQD004)	
MB9BF521LPMC-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte		
MB9BF522LPMC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP (0.65 mm pitch), 64-pin (LQG064)	
MB9BF524LPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	(LQG004)	
MB9BF521MPMC-G-JNE2	Main: 64 Kbyte Work: 32 Kbyte	16 Kbyte		
MB9BF522MPMC-G-JNE2	Main: 128 Kbyte Work: 32 Kbyte	16 Kbyte	Plastic • LQFP (0.5 mm pitch), 80-pin (LQH080)	
MB9BF524MPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte	(LQI 1000)	



14. Package Dimensions

Package Type	Package Code	
LQFP 80	LQH080	



SYMBOL	DIMENSIONS			
OTMIBOL	MIN.	NOM.	MAX.	
Α	_	_	1.70	
A1	0.05	_	0.15	
b	0.15	_	0.27	
С	0.09		0.20	
D	14.00 BSC.			
D1	12.00 BSC.			
е	0.50 BSC			
E	14.00 BSC.			
E1	12.00 BSC.			
L	0.45	0.60	0.75	
L1	0.30	0.50	0.70	

- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (mm)
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- $\underline{\Lambda}$ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ATO BE DETERMINED AT SEATING PLANE C.


 ADIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
- DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- REGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- 8. DIMENSION & DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (6.) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm, DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 80 LEAD LQFP 12.0X12.0X1.7 MM LQH080 Rev **

002-11501 **



Package Type	Package Code
LQFP 80	LQJ080



SYMBOL	DIM	1ENSIOI	NS
STWIBOL	MIN.	NOM.	MAX.
Α	_		1.70
A1	0.00	_	0.20
b	0.16	0.32	0.38
С	0.09		0.20
D	16.00 BSC		
D1	14.00 BSC		
е	0.65 BSC		
E	10	6.00 BS0	
E1	14.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°	_	8°

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- 10 BE DETERMINED AT SEATING PLANE C.
- ⚠DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.

 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.


 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION 6 DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED 6 MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-14043 **

PACKAGE OUTLINE, 80 LEAD LQFP 14.0X14.0X1.7 MM LQJ080 REV**



Package Type	Package Code
LQFP 64	LQD064




SYMBOL	DIMENSIONS		
STWIBOL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.00	_	0.20
b	0.15	—	0.2 7
С	0.09	_	0.20
D	12.00 BSC.		
D1	10.00 BSC.		
е	0.50 BSC		
E	12.00 BSC.		
E1	10.00 BSC.		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION. (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

PACKAGE OUTLINE, 64 LEAD LQFP 10.0X10.0X1.7 MM LQD064 Rev** 002-11499 **



Package Type	Package Code
LQFP 64	LQG064



SYMBOL	DII	MENSIO	N
STWIBOL	MIN.	NOM.	MAX.
Α			1.70
A1	0.00		0.20
b	0.27	0.32	0.37
С	0.09		0.20
D	14.00 BSC		
D1	12.00 BSC		
е	0.65 BSC		
E	14.00 BSC		
E1	12.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- △ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ADATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- A TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (\$) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- 10 A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13881 **

PACKAGE OUTLINE, 64 LEAD LQFP 12.0X12.0X1.7 MM LQG064 REV**




Package Type	Package Code
QFN 64	VNC064



SYMBOL	DIMENSIONS		
STWIDOL	MIN.	NOM.	MAX.
Α	_		0.90
A1	0.00		0.05
D	9	.00 BS0	
E	9.00 BSC		
b	0.20	0.25	0.30
D2	6.00 BSC		
E2	6.00 BSC		
е	0.50 BSC		
R	0.20 REF		
L	0.35 0.40 0.45		0.45
N	64		
ND	16		

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING CONFORMS TO ASME Y14.5M-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

DIMENSION "b" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP. IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL, THE DIMENSION "b" SHOULD NOT BE MEASURED IN THAT RADIUS AREA.



6. MAX. PACKAGE WARPAGE IS 0.05 mm.

7. MAXIMUM ALLOWABLE BURR IS 0.076mm IN ALL DIRECTIONS.

8 PIN #1 ID ON TOP WILL BE LOCATED WITHIN THE INDICATED ZONE.


BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

002-13234 **

PACKAGE OUTLINE, 64 LEAD QFN 9.0X9.0X0.9 MM VNC064 6.0X6.0 MM EPAD (SAWN) Rev**



Package Type	Package Code
LQFP 48	LQA048



SYMBOL	DIMENSIONS		
STWIBUL	MIN.	NOM.	MAX.
Α	_	_	1.70
A1	0.00	_	0.20
b	0.15	_	0.27
С	0.09	_	0.20
D	9.00 BSC		
D1	7.00 BSC		
е	0.50 BSC		
E	9.00 BSC		
E1	7.00 BSC		
L	0.45	0.60	0.75
L1	0.30	0.50	0.70
θ	0°		8°


- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- ⚠ DATUM PLANE H IS LOCATED AT THE BOTTOM OF THE MOLD PARTING LINE COINCIDENT WITH WHERE THE LEAD EXITS THE BODY.
- ⚠ DATUMS A-B AND D TO BE DETERMINED AT DATUM PLANE H.
- ⚠ TO BE DETERMINED AT SEATING PLANE C.
- ⚠ DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
 ALLOWABLE PROTRUSION IS 0.25mm PRE SIDE.
 DIMENSIONS D1 AND E1 INCLUDE MOLD MISMATCH AND ARE DETERMINED AT DATUM PLANE H.
- ⚠ DETAILS OF PIN 1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
- AREGARDLESS OF THE RELATIVE SIZE OF THE UPPER AND LOWER BODY SECTIONS. DIMENSIONS D1 AND E1 ARE DETERMINED AT THE LARGEST FEATURE OF THE BODY EXCLUSIVE OF MOLD FLASH AND GATE BURRS. BUT INCLUDING ANY MISMATCH BETWEEN THE UPPER AND LOWER SECTIONS OF THE MOLDER BODY.
- ⚠ DIMENSION b DOES NOT INCLUDE DAMBER PROTRUSION. THE DAMBAR PROTRUSION (S) SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED b MAXIMUM BY MORE THAN 0.08mm. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE LEAD FOOT.
- ⚠ THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.
- A1 IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

002-13731 **

PACKAGE OUTLINE, 48 LEAD LQFP 7.0X7.0X1.7 MM LQA048 REV**



Package Type	Package Code
QFN 48	VNA048



0)/44001	DIMENSIONS		
SYMBOL	MIN. NOM.		MAX.
Α			0.90
A1	0.00 — 0.05		0.05
D	7.00 BSC		
E	7.00 BSC		
b	0.20 0.25 0.30		
D2	5.50 BSC		
E2	5.50 BSC		
е	0.50 BSC		
R	0.20 REF		
L	0.35 0.40 0.45		

NOTE

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCINC CONFORMS TO ASME Y14.5-1994.
- 3. N IS THE TOTAL NUMBER OF TERMINALS.

ADIMENSION "6" APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 AND 0.30mm FROM TERMINAL TIP.IF THE TERMINAL HAS THE OPTIONAL RADIUS ON THE OTHER END OF THE TERMINAL THE DIMENSION "6" SHOULD NOT BE MEASURED IN THAT RADIUS AREA

AND REFER TO THE NUMBER OF TERMINALS ON DORE SIDE


- 6. MAX. PACKAGE WARPAGE IS 0.05m m.
- 7. MAXIMUM ALLOWABLE BURRS IS 0.076mm IN ALL DIRECTIONS.
- ⚠PIN #1 ID ON TOP WILL BE LOCATED WITHIN INDICATED ZONE.
- ⚠BILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
- 10. JEDEC SPEC IFICATION NO . REF: N/A


002-15528 **


PACKAGE OUTLINE, 48 LEAD QFN 7.0X7.0X0.9 M M VNA048 5.5X5.5 M M EPAD (SAWN) REV*



Package Type	Package Code
FBGA 96	FDG096








DIMENSIONS

0.50 BSC

0.00

0.00



BOTTOM VIEW

NOTES:

SYMBOL	MIN.	NOM.	MAX.
Α	-	-	1.30
A1	0.15	0.25	0.35
D	6.00 BSC		
E	6.00 BSC		
D1	5.00 BSC		
E1	5.00 BSC		
MD	11		
ME	11		
N	96		
Øь	0.20	0.30	0.40
eD	0.50 BSC		

SYMBOL

еF

SD

SE

- 1. ALL DIMENSIONS ARE IN MILLIMETERS.
- 2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.
- 3. "e" REPRESENTSTHE SOLDER BALL GRID PITCH.
- 4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE M D X M E.
- √5.\ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- 6. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW,
 - WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- 8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.

002-13224 **

PACKAGE OUTLINE, 96 BALL FBGA 6.0X6.0X1.3 MM FDG096 REV**



15. Major Changes

Spansion Publication Number: DS706-00048

Revision 1.0	<u> </u>	
	J	
-	-	Preliminary → Data Sheet
2	Features Can Interface	Corrected the following description. CAN Interface (Max 2channels) → CAN Interface
3	A/D Converter (Max 26channels)	Revised the conversion time: $1.0\mu s \rightarrow 0.8\mu s$
6	Uniqueid	Added the "Unique ID".
7	Product Lineup Function	Added the "Unique ID".
16 to 18	List Of Pin Functions List Of Pin Numbers	Corrected the I/O circuit type. Corrected the Pin state type.
33	List Of Pin Functions	Corrected the Pin function.
39	I/O Circuit Type	Added the "Type: L".
46	Block Diagram	Corrected the figure TIOA: input → input/output - TIOB: output → input
55	Electrical Characteristics 1. Absolute Maximum Ratings	Revised the value of "TBD".
57	2. Recommended Operating Conditions	Revised the Condition of "Operating temperature".
58, 59	3. Dc Characteristics (1) Current Rating	Revised the value of "TBD". Added "Flash memory write/erase current".
62	4. Ac Characteristics (3) Built-In Cr Oscillation Characteristics	Revised the Condition. Revised the footnote.
63	(4-2) Operating Conditions Of Main PLL (In The Case Of Using Built-In High-Speed CR For Input Clock Of Main PLL)	Revised the value of "TBD".
79	5. 12-Bit A/D Converter Electrical Characteristics For The A/D Converter	Deleted "(Preliminary value)". Revised the conversion time. Min: 1.0μs → 0.8μs Revised the value of "Compare clock cycle (AV _{CC} ≥ 4.5V)". Min: 50ns → 40ns Revised the footnote.
82	6. 10-Bit D/A Converter	Deleted "(Preliminary value)".
87	8. Low-Voltage Detection Characteristics	Revised the value of "TBD".
88	9. Mainflash Memory Write/Erase Characteristics	Revised the value of "TBD". Revised the value of "Sector erase time". - Large Sector Typ: 1.065s → 1.1s - Small Sector Typ: 0.606s → 0.3s Revised the value of "Chip erase time". Typ: 9.11s → 6.8s Deleted "(targeted value)".
Revision 1.1	1	
-	-	Company name and layout design change
Revision 2.0		
2	Features On-Chip Memories [Flash Memory]	Revised the features of Dual operation Flash memory
	USB Interface [USB Function]	Added the size of each endpoint.
3	Multi-Function Serial Interface [I ² C]	Corrected the mode. High speed mode → Fast mode
	General-Purpose I/O Port	Revised the features of 5V tolerant I/O.
4	Multi-Function Timer	Corrected the number of A/D activating compare channels. 3ch. → 2ch.



Page	Section	Change Results
7	Product Lineup Function	Corrected the number of A/D activating compare channels. 3ch. → 2ch. Revised Built-in CR. High-speed: 4MHz(± 2%) → 4MHz Low-speed: 100kHz(Typ) → 100kHz
8		Revised the footnote.
21	List Of Pin Functions List Of Pin Numbers	Corrected the pin number of ZIN1_1.
24 29	List Of Pin Functions	Corrected the pin number of ADTG_2. Corrected pin numbers of SIN0_1 and SOT0_1.
31		Corrected the pin number of DTTI0X_2.
37	I/O Circuit Type	Corrested the I/O circuit figure. TYPE H : GPIO Digital input → GPIO Digital output
44	Handling Devices Sub Crystal Oscillator	Added the descriptions.
47	Block Diagram	Corrected the figureA/D Activation Compare: 3ch → 2ch
49	Memory Map Memory Map (2)	Added the explanatory note.
54	Pin Status In Each Cpu State	Added the pin function of selected Analog output about type L.
55	List Of Pin Status	Corrected the footnote. Sub CR timer→ Low-speed CR tim
58	Electrical Characteristics 2. Recommended Operating Conditions	Added the note and footnote. Corrected the value of Analog reference voltage "AVRH". Min.: $AVss \rightarrow 2.7$
59	Dc Characteristics (1) Current Rating	Added notes and footnotes. Added the remarks of lcc. Added the frequency of main clock crystal oscillator in remarks.
63	4. Ac Characteristics (2) Sub Clock Input Characteristics	Added the footnote.
64	(3) Built-In CR Oscillation Characteristics Built-In High-Speed CR	Added "Frequency stabilization time" Added notes and footnotes.
66	(6) Power-On Reset Timing	Added "Timing until releaseing Power-on reset" Added the timing chart
68 70,72,74	(8) Csio Timing	Corrected the title. UART Timing → CSIO Timing Corrected the notefoot. UART → Multi-function serial Corrected the notefoot.
	(AA) 12- Timin a	UART → Multi-function serial Revised the Condition.
81	(11) I ² c Timing 5. 12-Bit A/D Converter Electrical Characteristics For The A/D Converter	Revised the footnote. Changed the name of parameter. •Non Linearity error → Integral Nonlinearity •Differential linearity error → Differential Nonlinearity Changed the Symbol. Of Zero transition voltage. Vo _T → V _{ZT} Changed the pin name. AN00 to AN26 → ANxx Corrected the value of V _{0T} , V _{FST} , Ts, Tstt, and reference voltage.
82	_	Revides footnotes. Change the figure.
83	Difinition Of 12-Bit A/D Converter Terms	AN00 to AN26 → ANxx •Linearity error → Integral Nonlinearity •Differential linearity error → Differential Nonlinearity $V_{0T} \rightarrow V_{ZT}$
84	6. 10-Bit D/A Converter Electrical Characteristics For The D/A Converter	•Revised the remark of IDDA. D/A operation → D/A 1unit operation Changed the name of parameter. •Linearity error → Integral Nonlinearity •Differential linearity error → Differential Nonlinearity



Page	Section	Change Results
89	8. Low-Voltage Detection Characteristics (1) Low-Voltage Detection Reset	Corrected the condition and the value. Added the note and the footnote. Added "LVD detection delay time".
90	(2) Interrupt Of Low-Voltage Detection	Corrected the condition and the value. Added "LVD detection delay time".
91	9. Flash Memory Write/Erase Characteristics	Changed the title of Chapter. Main Flash Memory Write/Erase Characteristics → Flash Memory Write/Erase Characteristics
92	10. Return Time Low-Power Consumption Mode	Added the Chapter "Return Time from Low-Power Consumption Mode".
Revision 3.0)	
2	Features Usb Interface	Added The Description Of PII For Usb
36, 37	I/O Circuit Type	Added About +B Input
49	Memory Map · Memory Map(2)	Added The Summary Of Flash Memory Sector And The Note
54	PIN STATUS IN EACH CPU STAE List Of Pin Status	Changed The Pin Status Of I-Type
56, 57	Electrical Characteristics 1. Absolute Maximum Ratings	Added The Clamp Maximum Current Added About +B Input
59-61	Electrical Characteristics 3. DC Characteristics (1) Current Rating	Changed The Table Format Added Main TIMER Mode Current Moved A/D Converter Current Moved D/A Converter Current
66	Electrical Characteristics 4. AC Characteristics (4-1) Operating Conditions Of Main And USB PLL (4-2) Operating Conditions Of Main PLL	· Added The Figure Of Main PLL Connection And USB PLL Connection
69-76	Electrical Characteristics 4. Ac Characteristics (7) Csio/Uart Timing	Modified From Uart Timing To Csio/Uart Timing Changed From Internal Shift Clock Operation To Master Mode Changed From External Shift Clock Operation To Slave Mode
77	Electrical Characteristics 4. Ac Characteristics (9) External Input Timing	Added Input Pulse Width Of Wkupx Pin
82	Electrical Characteristics 5. 12bit A/D Converter	Added The Typical Value Of Integral Nonlinearity, Differential Nonlinearity, Zero Transition Voltage And Full-Scale Transition Voltage Added Conversion Time At Avcc < 4.5V
97, 98	Ordering Information	Change To Full Part Number

Note: Please see "Document History" about later revised information.



Document History

Document Title: MB9B520M Series, 32-bit Arm® Cortex®-M3 FM3 Microcontroller

Document Number: 002-05649				
Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	-	тоуо	09/13/2012	Migrated to Cypress and assigned document number 002-05649. No change to document contents or format.
*A	5164786	TOYO	03/07/2016	Updated to Cypress template.
*B	5653470	HTER	03/09/2017	 Modified RTC description in "Features, Real-Time Clock(RTC)". Changed starting count value from 01 to 00. Deleted "second, or day of the week" in the Interrupt function. (Page 3) Updated Package code and dimensions as follows (Page 8-14, 95-103) FPT-48P-M49 -> LQA048 LCC-48P-M73 -> VNA048 FPT-64P-M38 -> LQD064 FPT-64P-M39 -> LQG064 LCC-64P-M24 -> VNC064 FPT-80P-M40 -> LQJ080 BGA-96P-M07 -> FDG096 Added Notes for JTAG. (Page 32) Updated "12.4.7 Power-On Reset Timing". Changed parameter from "Power Supply rise time(Tr) [ms]" to "Power ramp rate(dV/dt) [mV/us]" and add some comments. (Page 65) Added the Baud rate spec in "12.4.9 CSIO/UART Timing".(Page 67-73) Corrected the erroneous descriptions as follows. "USB Function" -> "USB Device" (Page 1, 7, 31, 44) "J-TAG" -> "JTAG" (Page 24) "Analog port input current" -> "Analog port input leak current" (Page 80)
*C	5764936	AESATMP9	06/15/2017	Updated Cypress Logo and Copyright.
*D	6064687	HUAL	02/09/2018	Updated to new template. Completing Sunset Review.
*E	6604852	XITO	06/26/2019	Updated Ordering Information: Updated part numbers. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

USB Controllers

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic **Touch Sensing** cypress.com/touch

PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Projects | Videos | Blogs | Training | Components

Technical Support

cypress.com/support

Arm and Cortex are registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

© Cypress Semiconductor Corporation, 2012-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

cypress.com/usb

cypress.com/wireless

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-05649 Rev. *E June 26, 2019 Page 108 of 108