

## MB9A150RB Series

## 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M3 FM3 Microcontroller

The MB9A150RB Series are highly integrated 32-bit microcontrollers dedicated for embedded controllers with low-power consumption mode and competitive cost.

These series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and have peripheral functions such as various timers, ADCs, and Communication Interfaces (UART, CSIO, I<sup>2</sup>C).

The products which are described in this data sheet are placed into TYPE8 product categories in FM3 Family Peripheral Manual.

## Features

#### 32-bit ARM Cortex-M3 Core

- Processor version: r2p1
- Up to 40 MHz Frequency Operation
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- 24-bit System timer (Sys Tick): System timer for OS task management

#### **On-chip Memories**

#### [Flash memory]

- Dual operation Flash memory
  - Dual Operation Flash memory has the upper bank and the lower bank.
     So, this series could implement erase, write and read operations for each bank simultaneously.
- Main area: Up to 512 Kbytes (Upto 496 Kbytes upper bank + 16 Kbytes lower bank)
- Work area: 32 Kbytes (lower bank)
- Read cycle: 0 wait-cycle
- Security function for code protection

#### [SRAM]

This Series on-chip SRAM is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus and D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0: Up to 32 Kbytes
- SRAM1: Up to 32 Kbytes

#### **External Bus Interface**

- Supports SRAM, NOR NAND Flash memory device
- Up to 8 chip selects
- 8-/16-bit Data width
- Up to 25-bit Address bit
- Maximum area size: Up to 256 Mbytes
- Supports Address/Data multiplex
- Supports external RDY function

#### Multi-function Serial Interface (Max 16 channels)

- 16 channels with 16 steps×9-bit FIFO
- Operation mode is selectable from the followings for each channel.
  - UART

#### [UART]

- Full-duplex double buffer
- Selection with or without parity supported
- Built-in dedicated baud rate generator
- External clock available as a serial clock
- Hardware Flow control: Automatically control the transmission/reception by CTS/RTS (only ch.4)
- Various error detection functions available (parity errors, framing errors, and overrun errors)

#### [CSIO]

- Full-duplex double buffer
- Built-in dedicated baud rate generator
- Overrun error detection function available

#### [l<sup>2</sup>C]

Standard-mode (Max 100 kbps) / Fast-mode (Max 400 kbps) supported

#### **DMA Controller (8channels)**

The DMA Controller has an independent bus from the CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32-bit (4 Gbytes)
- Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

Cypress Semiconductor Corporation Document Number: 002-05646 Rev.\*C 198 Champion Court

• San Jose, CA 95134-1709



#### A/D Converter (Max 24 channels) [12-bit A/D Converter]

- Successive Approximation type
- Built-in 2 units
- Conversion time: 2.0 µs @ 2.7 V to 3.6 V
- Priority conversion available (priority at 2 levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16 steps, for Priority conversion: 4 steps)

#### **Base Timer (Max 16channels)**

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16-/32-bit reload timer
- 16-/32-bit PWC timer

#### **General-Purpose I/O Port**

This series can use its pins as general-purpose I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated to.

- Capable of pull-up control per pin
- Capable of reading pin level directly
- Built-in the port relocate function
- Up to 103 high-speed general-purpose I/O Ports@120 pin Package
- Some ports are 5 V tolerant I/O

See List of Pin Function and I/O Circuit Type to confirm the corresponding pins.

#### Dual Timer (32-/16-bit Down Counter)

The Dual Timer consists of two programmable 32-/16-bit down counters.

Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot

#### **Multi-function Timer**

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch.
- Input capture x 4ch.
- Output compare × 6ch.
- A/D activation compare × 2ch.
- Waveform generator × 3ch.
- 16-bit PPG timer × 3ch.

The following function can be used to achieve the motor control.

- PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

#### **Quadrature Position/Revolution Counter (QPRC)**

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use as the up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- Two 16-bit compare registers

# HDMI-CEC/Remote Control Reception (Up to 2 channels)

#### **HDMI-CEC** transmission

- Header block automatic transmission by judging Signal free
- Generating status interrupt by detecting Arbitration lost
- Generating START, EOM, ACK automatically to output CEC transmission by setting 1 byte data
- Generating transmission status interrupt when transmitting 1 block (1 byte data and EOM/ACK)

#### **HDMI-CEC** reception

- Automatic ACK reply function available
- Line error detection function available

#### **Remote control reception**

- 4 bytes reception buffer
- Repeat code detection function available

#### Real-time clock (RTC)

The Real-time clock can count

Year/Month/Day/Hour/Minute/Second/A day of the week from

00 to 99.

- The interrupt function with specifying date and time (Year/Month/Day/Hour/Minute) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- Leap year automatic count is available.





#### Watch Counter

The Watch counter is used for wake up from sleep and timer mode.

Interval timer: up to 64 s (Max) @ Sub Clock : 32.768 kHz

#### **External Interrupt Controller Unit**

- Up to 24 external interrupt input pins
- Include one non-maskable interrupt (NMI) input pin

#### Watchdog Timer (Two channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

The Hardware watchdog timer is clocked by the built-in Lowspeed CR oscillator. Therefore, the Hardware watchdog is active in any low-power consumption modes except RTC, Stop, Deep Standby RTC and Deep Standby Stop modes.

#### **CRC (Cyclic Redundancy Check) Accelerator**

The CRC accelerator calculates the CRC which has a heavy software processing load, and achieves a reduction of the integrity check processing load for reception data and storage.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

#### **Clock and Reset**

#### [Clocks]

Selectable from five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL).

- Main Clock: 4 MHz to 48 MHz
- Sub Clock: 32.768 kHz
- Built-in High-speed CR Clock: 4 MHz
- Built-in Low-speed CR Clock: 100 kHz
- Main PLL Clock

#### [Resets]

- Reset requests from INITX pin
- Power-on reset
- Software reset
- Watchdog timers reset
- Low-voltage detection reset
- Clock Super Visor reset

#### **Clock Super Visor (CSV)**

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.

#### Low-Voltage Detector (LVD)

This Series includes 2-stage monitoring of voltage on the VCC pins. When the voltage falls below the voltage that has been set, Low-Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

#### Low-Power Consumption Mode

Six low-power consumption modes supported.

- Sleep
- Timer
- RTC
- Stop
- Deep Standby RTC (selectable between keeping the value of RAM and not)
- Deep Standby Stop (selectable between keeping the value of RAM and not)

#### Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM).\*
- \*: MB9AF154MB, F155MB and F156MB support only SWJ-DP.

#### **Unique ID**

Unique value of the device (41-bit) is set.

#### **Power Supply**

Wide range voltage: VCC = 1.65 V to 3.6 V



## Contents

Feat	ures	1
1.	Product Lineup	6
1.1	Memory size	6
1.2	Function	6
2.	Packages	8
3.	Pin Assignment	9
3.1	LQM120	9
3.2	LQI100	10
3.3	LQH080	11
3.4	LBC112	12
3.5	FDG096	13
4.	List of Pin Function	14
4.1	List of Pin Numbers	14
4.2	List of Pin Functions	36
5.	I/O Circuit Type	60
6.	Handling Precautions	
6.1	Precautions for Product Design	
6.2	Precautions for Package Mounting	66
6.3	Precautions for Use Environment	68
7.	Handling Devices	69
7.1	Power Supply Pins	69
7.2	Stabilizing Power Supply Voltage	69
7.3	Crystal Oscillator Circuit	69
7.4	Sub Crystal Oscillator	69
7.5	Using an external clock	70
7.6	Handling when using Multi-function serial pin as I <sup>2</sup> C pin	70
7.7	C pin	70
7.8	Mode pins (MD0)	70
7.9	Notes on power-on	71
7.10	Serial Communication	71
7.11	Differences in features among the products with different memory sizes and between Flash memory products	
	and MASK products	
7.12	Pull-Up function of 5 V tolerant I/O	
8.	Block Diagram	72
9.	Memory Size	72
10.	Метогу Мар	
10.1	Memory Map (1)	
10.2	Memory Map (2)	
10.3	Peripheral Address Map	75
11.	Pin Status in Each CPU State	76
11.1	List of Pin Status	77
12.	Electrical Characteristics	86
12.1	Absolute Maximum Ratings	86
12.2	Recommended Operating Conditions	87
12.3	DC Characteristics	88
12.3.	1 Current rating	88





12.3.2 Pin Characteristics	
12.4 AC Characteristics	92
12.4.1 Main Clock Input Characteristics	92
12.4.2 Sub Clock Input Characteristics	93
12.4.3 Built-in CR Oscillation Characteristics	94
12.4.4 Operating Conditions of Main PLL	95
12.4.5 Reset Input Characteristics	96
12.4.6 Power-on Reset Timing	96
12.4.7 External Bus Timing	97
12.4.8 Base Timer Input Timing	108
12.4.9 CSIO/UART Timing	109
12.4.10 External Input Timing	117
12.4.11 Quadrature Position/Revolution Counter timing	118
12.4.12 I <sup>2</sup> C Timing	121
12.4.13 ETM Timing	122
12.4.14 JTAG Timing	
12.5 12-bit A/D Converter	124
12.5.1 Electrical Characteristics for the A/D Converter	
12.5.2 Definition of 12-bit A/D Converter Terms	126
12.6 Low-Voltage Detection Characteristics	127
12.6.1 Low-Voltage Detection Reset	127
12.6.2 Interrupt of Low-Voltage Detection	129
12.7 Flash Memory Write/Erase Characteristics	130
12.7.1 Write / Erase time	130
12.7.2 Write cycles and data hold time	130
12.8 Return Time from Low-Power Consumption Mode	131
12.8.1 Return Factor: Interrupt/WKUP	131
12.8.2 Return Factor: Reset	133
13. Ordering Information	135
14. Package Dimensions	136
15. Errata	
15.1 Part Numbers Affected	141
15.2 Qualification Status	141
15.3 Errata Summary	
16. Major Changes	
Document History	
Sales, Solutions, and Legal Information	147



## 1. Product Lineup

### 1.1 Memory size

Produc	t name	MB9AF154MB/NB/RB	MB9AF155MB/NB/RB	MB9AF156MB/NB/RB
On-chip	Main area	256 Kbytes	384 Kbytes	512 Kbytes
Flash memory	Work area	32 Kbytes	32 Kbytes	32 Kbytes
	SRAM0	16 Kbytes	24 Kbytes	32 Kbytes
On-chip SRAM	SRAM1	16 Kbytes	24 Kbytes	32 Kbytes
	Total	32 Kbytes	48 Kbytes	64 Kbytes

## 1.2 Function

	Product name		MB9AF154MB MB9AF155MB MB9AF156MB	MB9AF154NB MB9AF155NB MB9AF156NB	MB9AF154RB MB9AF155RB MB9AF156RB			
Pin cou	nt		80/96	100/112	120			
			Cortex-M3					
CPU	Freq.		40 MHz					
Power s	supply voltage range		1.65V to 3.6V					
DMAC			8ch.					
Externa	l Bus Interface		Addr: 21-bit (Max) R/W Data: 8-bit (Max) CS: 4 (Max) Support: SRAM, NOR Flash memory	Addr: 25-bit (Max) R/W Data: 8-/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR Flash memory	Addr: 25-bit (Max) R/W Data: 8-/16-bit (Max) CS: 8 (Max) Support: SRAM, NOR Flash memory, NAND Flash memory			
Multi-function Serial Interface (UART/CSIO/I <sup>2</sup> C)			10ch. (Max)14ch. (Max)16ch. (Max)Enabled channels : ch.0 to ch.7, ch.10, ch.1114ch. (Max)Enabled channels : ch.0 to ch.13Enabled channels : ch.15					
Base Ti (PWC/R	mer Reload timer/PWM/PPG)		16ch. (Max)					
	A/D activation compare	2ch						
	Input capture	4ch						
MF-	Free-run timer	3ch	1 upit (Max)					
Timer	Output compare	6ch	- 1 unit (Max)					
	Waveform generator	3ch						
PPG 3ch								
QPRC	·		2ch. (Max)					
Dual Tir	mer		1 unit					
HDMI-C Recepti	EC/ Remote Control		2ch. (Max)					





Pr	oduct name	MB9AF154MB MB9AF155MB MB9AF156MB	MB9AF154NB MB9AF155NB MB9AF156NB	MB9AF154RB MB9AF155RB MB9AF156RB			
Real-Time Cl	ock	1 unit					
Watch Count	er	1 unit					
CRC Accelerator Yes							
Watchdog tim	ner	1ch. (SW) + 1ch. (HW)					
External Inter	rupts	23 pins (Max) + NMI × 1	24 pins (Max) + NMI × 1				
I/O ports		66 pins (Max)	83 pins (Max) 103 pins (Max)				
12-bit A/D co	nverter	17ch. (2 units)	24ch. (2 units)				
CSV (Clock S	Super Visor)	Yes					
LVD (Low-Vo	Itage Detector)	2ch.	2ch.				
Built-in CR	High-speed	4 MHz	4 MHz				
	Low-speed	100 kHz	100 kHz				
Debug Function SWJ-DP SWJ-DP/ETM							
Unique ID		Yes	Yes				

Note:

All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to
use the port relocate function of the I/O port according to your function use.

- See Electrical Characteristics0 AC Characteristics 12.4.3 Built-in CR Oscillation Characteristics for accuracy of built-in CR.



## 2. Packages

Package	Product name	MB9AF154MB MB9AF155MB MB9AF156MB	MB9AF154NB MB9AF155NB MB9AF156NB	MB9AF154RB MB9AF155RB MB9AF156RB
LQFP: LQH080 (0.5 mm pitch)		0	-	-
BGA: FDG096 (0.5 mm pitch)		0	-	-
LQFP: LQI100 (0.5 mm pitch)		-	0	-
BGA: LBC112 (0.8 mm pitch)		-	O	-
LQFP: LQM120 (0.5 mm pitch)		-	-	С


O: Supported

Note:

- See Package Dimensions for detailed information on each package.



## 3. Pin Assignment




Note:



## **MB9A150RB Series**


#### 3.2 LQI100



Note:




#### 3.3 LQH080



#### Note:




#### 3.4 LBC112



Note:



#### 3.5 FDG096



Note:



## 4. List of Pin Function

#### 4.1 List of Pin Numbers

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

1	2 <b>P-100</b>	BGA-112 B1 C1	<b>LQFP-80</b>	BGA-96 B1	Pin Name VCC	Circuit Type	Pin State Type											
			1	B1	VCC		_											
2	2	C1					-											
2	2	C1			P50													
2	2	C1						SIN3_1										
2	2		2	AIN0_2	AIN0_2	E	к											
		-	2	CI	TIOB8_0		n											
					INT00_0													
					MADATA00_0													
					P51													
																SOT3_1 (SDA3_1)	-	
3	3	C2	3	C2	BIN0_2	E	к											
					TIOB9_0	-												
					INT01_0													
					MADATA01_0													
					P52													
		B3		4	4									SCK3_1				
			4												(SCL3_1)			
4	4					B3	ZIN0_2	E	к									
					TIOB10_0													
					INT02_0													
					MADATA02_0													
					P53													
					SIN6_0													
					TIOB11_0	E												
5	5	D1	5	D1	TIOA1_2		К											
					INT07_2													
				MADATA03_0														



Pin No				I/O	Pin State																							
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Circuit Type	Туре																					
					P54																							
					SOT6_0																							
					(SDA6_0)	_																						
6	6	D2	6	D2	TIOB12_0	E	к																					
					TIOB1_2																							
					INT18_1																							
					MADATA04_0																							
					P55																							
					ADTG_1																							
					SCK6_0																							
7	7	D3	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	7	D3	(SCL6_0)	E	К
							TIOB13_0																					
				-	INT19_1																							
					MADATA05_0																							
					P56																							
	8	8 D5 8	8	E1	INT08_2																							
8	Ŭ				-	CEC1_1	H <sup>[1]</sup>	R																				
0						MADATA06_0																						
					SIN1_0																							
	-	-	-	-	TIOA8_0																							
					P57																							
					SOT1_0																							
9	-	-	-	-	(SDA1_0)	H <sup>[1]</sup>	J																					
					TIOA9_0																							
					MADATA07_0																							
					P58																							
																								SCK1_0				
10	-		-	(SCL1_0)	H <sup>[1]</sup>	J																						
					TIOA10_0	1																						
					MADATA08_0																							



Pin No						I/O	Pin State					
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Circuit Type	Туре					
					P59							
					SIN7_0							
11	-	-	-	-	TIOA11_0	E	к					
					INT09_2							
					MADATA09_0							
					P5A							
					SOT7_0							
12	_	_	_	_	(SDA7_0)	E	к					
12					TIOA12_0		N N					
					INT16_2							
					MADATA10_0							
					P5B							
				-	SCK7_0	E	К					
13		-	-		(SCL7_0)							
					TIOA13_0							
					INT17_2	-						
					MADATA11_0							
							P30					
					AIN0_0	-						
					TIOB0_1							
14	-	-	-	-	-	-	-	-	-	TIOA13_2	E	S
					INT03_2	-						
					WKUP4	-						
					MADATA12_0							
					P30							
					AIN0_0	E						
					TIOB0_1							
-	9	E1	9	E2	TIOA13_2		S					
					INT03_2							
					WKUP4	]						
					MADATA07_0	1						



	Pin No				Dia Mara	I/O Circuit	Pin State			
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре			
					P31					
					SCK6_1					
					(SCL6_1)					
15	_	_	_	_	BIN0_0	E	к			
10					TIOB1_1		i.			
					TIOB13_2					
					INT04_2	-				
					MADATA13_0					
					P31	-				
					SCK6_1 (SCL6_1)					
						-				
-	10	E2	10	E3	BIN0_0	Е	к			
					TIOB1_1	-				
					TIOB13_2	-				
					INT04_2					
					MADATA08_0					
					P32	-				
			-		SOT6_1		к			
10					(SDA6_1)					
16		-			-		-	ZIN0_0 TIOB2_1	E	n
					INT05_2	-				
					MADATA14_0	-				
					P32					
					SOT6_1	-				
					(SDA6_1)					
-	11	E3	11	G1	ZIN0_0	E	к			
					TIOB2_1					
					INT05_2					
					MADATA09_0	-				
					P33					
					ADTG_6	E				
47					SIN9_0					
17	-	-	-	-	SIN6_1		К			
					TIOB3_1					
					INT04_0					
					MADATA15_0					

\_\_\_\_\_



LQFP-120LQFP-100BGA-112LQFP-80BGA-96PIN hameTypeType1BGA-911049-934015.65018.11005.11005.11005.11005.112E41212645019.01005.11005.11005.11005.118S079.05079.05079.01005.11005.11005.11005.11005.1189345079.01005.11005.11005.11005.11005.11005.1199341005.1 <t< th=""><th></th><th colspan="2">Pin No</th><th><b>-</b></th><th>I/O Circuit</th><th>Pin State</th></t<>		Pin No		<b>-</b>	I/O Circuit	Pin State		
.         12         E4         12         62         ADTG_6 SIN6_1 TOB3_1         APA SIN6_1         APA SIN6_1           12         64	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
12         12         12						P33		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						ADTG_6	-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$						SIN6_1	-	
Image: Here in the section of the section o	-	12	E4	12	G2		E	к
Image: Marrow							-	
Image: constraint of the sector of							-	
18     -     -     -     -     P34       18     -     -     -     -     FRCK0_0       10     -     -     -     FRCK0_0       10     -     -     -     FRCK0_0       10     -     -     -     FRCK0_0       113     F1     -     -     FRCK0_0       113     F1     -     -     FRCK0_0       113     F1     -     -     FRCK0_0       110     FRCK0_0     FRCK0_0     E       113     F1     -     -     FRCK0_0       110     F1     -     -     -       110     F1     -     -     -   <							-	
18     . </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
18     . </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td>								
18           FRCK0_0     E     J       108								
.       13       F1         P34          13       F1         P34            FRCK0_0       E       J          10A15_2       MNALE_0	18	_	_	_	_		- -	I
.       13       F1       .       .       934         . </td <td>10</td> <td>_</td> <td>_</td> <td>-</td> <td></td> <td></td> <td></td> <td rowspan="3">J</td>	10	_	_	-				J
MNALE_0  <							-	
- 13 F1 F1 F1 F1							-	
- 13 F1						-		
- 13 F1							-	J
19		13	F1	-			E	
19       -       -       -       -       -       P35         19       -       -       -       -       -       SCK9_0         1003_0       -       -       -       -       IC03_0       -       -       K         10B5_1       TIOB5_1       -       -       TIOB15_2       -       K         1001       -	-					FRCK0_0		
19       -       -       -       -       P35       SCK9_0       K         19       -       -       -       -       IC03_0       F       K         19       -       -       -       -       IC03_0       F       K         10B5_1       -       -       IIOB5_2       INT08_1       F       K         10       -       -       P35       SCK9_0       F       K         10       -       -       -       P35       SCK9_0       F       K         10       -       -       P35       SCK9_0       SCK9_						TIOB4_1		
19						TIOA15_2		
19						MADATA11_0		
19						-		
19						SCK9_0	-	
19						(SCL9_0)		
- 14 F2 - F2 - F K	10					IC03_0	_	K
- 14 F2 - F2 - F2 - F K	19	-	-	-	-	TIOB5_1	- E	ĸ
- 14 F2 - F2 - F2 - F K						TIOB15_2		
- 14 F2 - F2 - F K						INT08_1	-	
- 14 F2 - F2 - K						MNCLE_0		
- 14 F2						P35	E	
- 14 F2						SCK9_0		
- 14 F2 - F K						(SCL9_0)		
- 14 F2 - F K								
	-	14	F2	-	-			К
TIOB15_2							-	
INT08_1								
MADATA12_0								



Pin No			Dia Mara	I/O Circuit	Pin State				
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре		
					P36				
					SIN5_2	-			
20					IC02_0		K		
20	-	-	-	-	TIOB14_0	E	K		
					INT09_1				
					MNWEX_0				
					P36				
					SIN5_2				
	45	52			IC02_0		K		
-	15	F3	-	-	TIOB14_0	E	к		
					1		INT09_1		
					MADATA13_0				
-	-	-	-	F1	VSS	-			
-	-	-	-	F2	VSS	-			
-	-	-	-	F3	VSS	-			
					P37				
					SOT5_2				
					(SDA5_2)	_			
21	-	-	-	-	IC01_0	E	к		
					TIOA14_0				
					INT10_1				
					MNREX_0				
					P37	-			
					SOT5_2	E	К		
					(SDA5_2)				
-	16	G1	-	-	IC01_0				
					TIOA14_0				
					INT10_1				
					MADATA14_0				



		Pin No		I/O Circuit	Pin State								
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре						
					P38								
					SCK5_2								
22		G2		(SCL5_2)									
22	17				IC00_0	E	к						
				TIOA08_2									
					INT11_1								
-					MADATA15_0								
					P39								
					ADTG_2								
23	18	F4	13	G3	SIN10_0	Е	К						
23	10	Г4			DTTI0X_0	E .	ĸ						
					INT06_0								
			-	-	TIOB8_2								
					P3A	-							
			14		SOT10_0								
		G3			(SDA10_0)								
24	19			14	14	14	14	14	14	14 H1	Н1	RTO00_0	Е
24	13	05					111	TIOA0_1		K			
					INT07_0								
					RTCCO_2								
					SUBOUT_2								
					P3B								
					SCK10_0								
25	20	H1	15	H2	(SCL10_0)	E	J						
					RTO01_0	-							
					TIOA1_1								
					P3C								
					SIN11_0								
26	6 21 H2	16	H3	RTO02_0	E	К							
					TIOA2_1								
					INT18_2								



	Pin No				Din Nama	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
					P3D		
					SOT11_0		
27	22	G4	17	J1	(SDA11_0)	E	J
					RTO03_0		
					TIOA3_1		
-	-	B2	-	B2	VSS		-
					P3E		
					SCK11_0		
28	23	H3	10	J2	(SCL11_0)	E	к
28	23	НЗ	18	JZ	RTO04_0	E	ĸ
					TIOA4_1		
					INT19_2		
					P3F		
29	24	J2	19	J4	RTO05_0	E	J
					TIOA5_1		
30	25	L1	20	L1	VSS		-
31	26	J1	-	-	VCC		-
					P40		
					SIN12_0	-	
32	27	J4	-		TIOA0_0	E	к
					INT12_1		
					P41		
					SOT12_0		
33	28	L5	-	-	(SDA12_0)	E	к
					TIOA1_0		
					INT13_1		
					P42		
					SCK12_0	-	
34	34 29 K5			(SCL12_0)	— Е	к	
34		GЛ	-	-	TIOA2_0		r.
					INT08_0	1	



						I/O Circuit	Pin State								
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре								
					P43										
					ADTG_7										
35	30	J5	-	-	SIN13_0	E	к								
					TIOA3_0	-									
					INT09_0	_									
			21	L5	P44										
					SOT13_0										
			-	-	(SDA13_0)										
36	31	H5			TIOA4_0	E	K								
			21	L5	INT10_0										
					MAD00_0										
			22	K5	P45										
			-	-	SCK13_0										
37	32	L6			TIOA5_0	E	К								
			22	K5	INT11_0										
					MAD01_0										
-	-	K2	-	K2	VSS	-	-								
-	-	J3	-	J3	VSS	-									
-	-	H4	-	-	VSS										
-	-	-	-	L6	VSS										
38	33	L2	23	L2	С										
39	34	L4	24	L4	VSS										
40	35	K1	25	K1	VCC		-								
-					P46										
41	36	L3	26	L3	X0A	D	F								
					P47										
42	37	К3	27	К3		D	G								
					X1A										
43	38	K4	28	K4	INITX	В	С								
					P48										
44	39	39 K6	29	29	29	29	29	29	29	29	29	J5 -	SIN3_2	Е	к
		_	-	-	INT14_1										
					MAD02_0										

Page 22 of 147





		Pin No			Dia Mara	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
					P49		
					SOT3_2		
					(SDA3_2)	_	
45	40	J6	30	K6	AIN0_1	E	к
					TIOB0_0	_	
					INT20_1	_	
					MAD03_0		
					P4A		
					SCK3_2		
					(SCL3_2)	_	
46	41	L7	31	J6	BIN0_1	E	К
					TIOB1_0	-	
					INT21_1		
					MAD04_0		
					P4B	-	
					IGTRG_0		
47	42	К7	32	L7	ZIN0_1	- E	к
			02	27	TIOB2_0		
					INT22_1		
					MAD05_0		
					P4C		
					SCK7_1		
					(SCL7_1)		
48 43 H	Це	22	K7	AIN1_2	H <sup>[1]</sup>	R	
	ΠO	33	N/	TIOB3_0		ĸ	
					INT12_0		
				CEC0_0			
					MAD06_0		



	Pin No			Pin Name	I/O Circuit	Pin State	
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
					P4D		
					SOT7_1		
				J7	(SDA7_1)		
49	44	J7	34		BIN1_2	H <sup>[1]</sup>	к
					TIOB4_0		
					INT13_0		
					MAD07_0		
					P4E		
					SIN7_1		
		1/2			ZIN1_2		
50	45	K8	35	K8	TIOB5_0	H <sup>[1]</sup>	к
					INT06_2	_	
					MAD08_0	-	
	-	-	-	-	SIN14_0	-	
					P70	-	
54		-	-		SOT14_0		
51	-			-	(SDA14_0)	E	J
					TIOA4_2		
					P71		
					SCK14_0		
52	-	-	-	-	(SCL14_0)	E	К
					TIOB4_2		
					INT13_2		
					P72		
53		_		_	SIN2_0	- E	K
55	_	_		-	TIOA6_0	Ľ	K
					INT14_2		
					P73		
					SOT2_0	]	
54 -	-	-	-	-	(SDA2_0)	E	к
					TIOB6_0		
					INT15_2		



	Pin No				Din Nome	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
					P74		
55	-	-	-	-	SCK2_0	E	J
					(SCL2_0)		
56	46	К9	36	K9	MD1	с с	E
00				110	PE0	Ŭ	
57	47	L8	37	L8	MD0	G	D
58	48	L9	38	L9	X0	- A	A
50	40	LS	50	L9	PE2	~	A
59	49	L10	39	L10	X1	- A	В
59	49	LIU	39	LIU	PE3		В
60	50	L11	40	L11	VSS		-
61	51	K11	41	K11	VCC		-
	50		10	144	P10	_	
62	52	J11	42	J11	AN00	F F	L
					P11		
					AN01		
					SIN1_1		
					FRCK0_2	1	_
63	53	J10	43	J10	TIOB8_1	F F	Р
					INT02_1		
					WKUP1		
					MAD09_0	-	
					P12		
					AN02	-	
					SOT1_1	-	
64	54	J8	44	J8	(SDA1_1)	F	L
					IC00_2		
					TIOB9_1		
					MAD10_0		
-	-	K10	-	K10	VSS		-
-	-	J9	-	Jð	VSS		-



		Pin No			Pin Name	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
					P13		
					AN03		
					SCK1_1		
					(SCL1_1)	_	
65	55	H10	45	H10	IC01_2	F	L
					TIOB10_1		
					RTCCO_1		
					SUBOUT_1		
					MAD11_0		
					P14		
		56 H9	46		AN04		
					SIN0_1		
66	56			H9	IC02_2	F	М
					TIOB11_1	-	
					INT03_1		
					MAD12_0		
					P15		
					AN05	-	
					SOT0_1	-	
07	<b>F7</b>	117	47	040	(SDA0_1)		
67 57	5/	57 H7	47	G10	IC03_2	F	Μ
					TIOB12_1		
				INT14_0			
					MAD13_0		



		Pin No			Din Nama	I/O Circuit	Pin State			
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре			
					P16					
					AN06					
					SCK0_1					
68	58	G10	48	G9	(SCL0_1)	F	м			
					TIOB13_1					
					INT15_0					
					MAD14_0					
					P17					
					AN07					
69	59	G9	49	F10	SIN2_2	F	м			
					INT04_1					
					MAD15_0					
70	60	H11	50	H11	AVCC	-				
71	61	F11	51	F11	AVRH	-				
72	62	G11	52	G11	AVSS	-				
					P18					
					AN08					
73	63	3 G8	53	53	53	53	F9	SOT2_2	F	L
15	05	66	55	19	(SDA2_2)					
					TIOA8_1					
					MAD16_0					
					P19					
					AN09					
74	64	F10	54	E11	SCK2_2	F	L			
					(SCL2_2) TIOA9_1					
					MAD17_0					
-	-	H8	-	-	VSS	-				
					P1A					
					AN10					
_			_		SIN4_1					
75	65	F9	55	E10	IC00_1	F	М			
					TIOA10_1					
					INT05_1					
					MAD18_0					



		Pin No			Din Nome	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
					P1B		
					AN11		
					SOT4_1		
76	66	<b>F</b> 44		E9	(SDA4_1)	F	м
70	00	E11	56	E9	IC01_1	Г	IVI
					TIOA11_1		
					INT20_2		
					MAD19_0		
					P1C		
					AN12		
					SCK4_1		
77	67	E10	_	_	(SCL4_1)	F	М
	01	210			IC02_1		IVI
					TIOA12_1		
					INT21_2		
					MAD20_0		
					P1D	F	
		68 F8	-	-	AN13		
					CTS4_1		
78	68				IC03_1		М
					TIOA13_1		
					INT22_2		
					MAD21_0		
					P1E		
					AN14		
					RTS4_1		
79	69	E9	-	-	DTTI0X_1	F	М
					TIOA9_2		
					INT23_2		
					MAD22_0		
					P1F		
					AN15		
					ADTG_5		
	70	D11	-	-	FRCK0_1		
80				TIOB9_2	F	L	
					MAD23_0		
					SCK15_0		
	-	-	-	-	(SCL15_0)		
-	-	B10	-	B10	VSS	-	

\_\_\_\_\_



		Pin No	Die Norre	I/O Circuit	Pin State								
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре						
-	-	C9	-	C9	VSS	-							
-	-	-	-	D11	VSS	-							
					P28								
					ADTG_4								
81	-	-	-	-	SOT15_0	Е	J						
					(SDA15_0)								
					RTO05_1								
					TIOB6_2								
					P27								
00					SIN15_0	-	K						
82	-	-	-	-	RTO04_1	E	К						
					TIOA6_2	_			-		-		
					INT02_2								
				P26									
83					SCK2_1 (SCL2_1)	E							
03	-	-	-	-	(00L2_1) RTO03_1	E	J						
					TIOA11_2								
					P25								
					SOT2_1								
					(SDA2_1)								
84	-	-	-	-	RTO02_1	E	J						
					TIOA14_1								
					 TIOB11_2								
					P24								
					SIN2_1								
85	_	-	_	_	RTO01_1	E	к						
00													
					TIOB14_1								
					INT01_2								
					P23	F							
					AN16								
86	71	71 D10	57	D10	SCK0_0		L						
	00				(SCL0_0)								
					TIOA7_1								
	-	-	-	-	RTO00_1								



		Pin No			Dia Nama	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
					P22		
					AN17		
87	72	E8	58	D9	SOT0_0	F	L
01	12	20	00	23	(SDA0_0)		
					ZIN1_1		
					TIOB7_1		
					P21		
					AN18		
					SIN0_0		
88	73	C11	59	C11	BIN1_1	F	Р
					TIOB10_2		
					INT06_1		
					WKUP2		
					P20		
					AN19 CROUT_0		
89	74	C10	60	60 C10	AIN1_1	F	М
					TIOA10_2		
					INT05_0		
					MAD24_0		
90	75	A11	-	A11	VSS	-	
91	76	A10	-	-	VCC	-	
					P00		
					TRSTX		
			61	A10	TIOA14_2	_	
92	77	A9			MCSX7_0	E	
					SCK8_0		
			-	-	(SCL8_0)		
					P01		
93	78	B9	62	B9	ТСК	E	I
					SWCLK	_	
					P02		
			63	63 B11	TDI		
94	4 79 B1	B11			TIOB14_2	E	I
					MCSX6_0		
			-	-	SOT8_0		





		Pin No	Din Nome	I/O Circuit	Pin State									
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре							
					P03									
95	80	A8	64	A9	TMS	Е	I							
					SWDIO									
					P04									
96	81	B8	65	B8	TDO	Е	I							
					SWO									
					P05									
					AN20									
					TRACED0									
					SIN8_0		_							
97	82	C8	-	-	SIN4_2	F	0							
					TIOA5_2									
					INT00_1									
					MCSX5_0									
_	-	D8	-	-	VSS	-								
					P06									
			_	_		AN21								
					-	_	_	-	1			TRACED1		
98	83	D9							-	SOT4_2	F	ο		
					(SDA4_2)									
					TIOB5_2									
					INT01_1 MCSX4_0									
					P07									
					AN22									
			66	A8	ADTG_0									
			00	Ao	MCLKOUT_0									
99	99 84 A7				F	0								
				INT23_1										
				TRACED2										
			-	-	SCK4_2									
					(SCL4_2)									
-	-	-	-	A7	VSS	-								



Pin No					Din Nome	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
100		В7	-	-	P08	F	0
					AN23		
	85				TRACED3		
					CTS4_2		
					TIOA0_2		
					INT16_0		
					MCSX3_0		
					P09		
					TRACECLK		
		C7	-	-	RTS4_2	. Е	Ν
101	86				TIOB0_2		
					INT17_0		
					MCSX2_0		
	87	D7	67	C8	P0A	H <sup>[1]</sup>	S
					SIN4_0		
102					INT00_2		
					WKUP5		
					MCSX1_0		
	88	A6	68	C7	P0B	H <sup>(1)</sup>	R
					SOT4_0		
					(SDA4_0)		
103					TIOB6_1		
					INT18_0		
					CEC0_1		
					MCSX0_0		
	89	B6	69	B7	P0C	H <sup>(1)</sup>	
104					SCK4_0		
					(SCL4_0)		к
					TIOA6_1		
					INT19_0		
					MALE_0		
-	-	D4	-	-	VSS	-	



Pin No					Die Norma	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
-	-	C3	-	C3	VSS	-	1
			70	B6	P0D	E	к
		C6			RTS4_0		
105	90				TIOA3_2		
					INT20_0		
					MDQM0_0		
					P0E		
					CTS4_0		
106	91	A5	71	C6	TIOB3_2	E	К
					INT21_0		
					MDQM1_0		
-	-	-	-	A5	VSS	-	
		В5	72	A6	P0F	. Е	
					NMIX		
107	92				CROUT_1		н
					RTCCO_0		
					SUBOUT_0		
					WKUP0		
	-	-	-	-	P68	E	
					SCK3_0		
108					(SCL3_0)		к
					TIOB7_2		
					INT12_2		
					P67	E	
					SOT3_0		
109	-	-	-	-	(SDA3_0)		к
					TIOA7_2		
					INT22_0		
	-	-	-	-	P66	E	
					SIN3_0		
110					TIOA12_2		к
					INT11_2		



Pin No					Pin Name	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
		-	-	-	P65	E	к
					SCK5_1		
					(SCL5_1)		
111	-				TIOB7_0		
					TIOB12_2		
					INT23_0		
					P64		
					SOT5_1		
112	-	-	-	-	(SDA5_1)	E	к
					TIOA7_0	-	
					INT10_2		
			73		P63	E	
	93	D6		B5	TIOB15_1		к
113					INT03_0		
					MWEX_0		
	-	-	-	-	SIN5_1		
	94	C5	74	C5	P62	E	к
					ADTG_3		
444					SCK5_0 (SCL5_0)		
114					TIOA15_1		n
					INT07_1		
					MOEX_0		
	95	B4	75	В4	P61	E	J
					SOT5_0		
115					(SDA5_0)		
					TIOB2_2		
	96	C4	76	C4	P60	- - - H <sup>[1]</sup>	
					SIN5_0		
116					IGTRG_1		
					TIOA2_2		
					INT15_1		Q
					WKUP3	1	
					CEC1_0		
					MRDY_0		



Pin No					Pin Name	I/O Circuit	Pin State
LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	Pin Name	Туре	Туре
117	97	A4	77	A4	VCC	-	
					P80		
118	98	A3	78	A3	TIOB15_0	Е	к
					INT16_1		
					P81		
119	99	A2	79	A2	TIOA15_0	E	к
					INT17_1		
120	100	A1	80	A1	VSS	-	

[1]. 5V tolerant I/O



#### 4.2 List of Pin Functions

Pin Function	Pin Name		Pin No						
		Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96		
ADC	ADTG_0	A/D converter external trigger input pin	99	84	A7	66	A8		
	ADTG_1		7	7	D3	7	D3		
	ADTG_2		23	18	F4	13	G3		
	ADTG_3		114	94	C5	74	C5		
	ADTG_4		81	-	-	-	-		
	ADTG_5		80	70	D11	-	-		
	ADTG_6		17	12	E4	12	G2		
	ADTG_7		35	30	J5	-	-		
	ADTG_8		-	-	-	-	-		
	AN00		62	52	J11	42	J11		
	AN01		63	53	J10	43	J10		
	AN02		64	54	J8	44	J8		
	AN03		65	55	H10	45	H10		
	AN04		66	56	H9	46	H9		
	AN05		67	57	H7	47	G10		
	AN06		68	58	G10	48	G9		
	AN07		69	59	G9	49	F10		
	AN08		73	63	G8	53	F9		
	AN09		74	64	F10	54	E11		
	AN10	A/D converter analog input pin. ANxx describes ADC ch.xx.	75	65	F9	55	E10		
	AN11		76	66	E11	56	E9		
	AN12		77	67	E10	-	-		
	AN13		78	68	F8	-	-		
	AN14		79	69	E9	-	-		
	AN15		80	70	D11	-	-		
	AN16		86	71	D10	57	D10		
	AN17		87	72	E8	58	D9		
	AN18		88	73	C11	59	C11		
	AN19		89	74	C10	60	C10		
	AN20		97	82	C8	-	-		
	AN21		98	83	D9	-	-		
	AN22		99	84	A7	66	A8		
	AN23		100	85	B7	-	-		



	Pin	Function			Pin No		
Pin Function	Name	Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
Base Timer 0	TIOA0_0		32	27	J4	-	-
	TIOA0_1	Base timer ch.0 TIOA pin	24	19	G3	14	H1
	TIOA0_2		100	85	B7	-	-
	TIOB0_0		45	40	J6	30	K6
	TIOB0_1	Base timer ch.0 TIOB pin	14	9	E1	9	E2
	TIOB0_2		101	86	C7	-	-
Base Timer 1	TIOA1_0		33	28	L5	-	-
	TIOA1_1	Base timer ch.1 TIOA pin	25	20	H1	15	H2
	TIOA1_2		5	5	D1	5	D1
	 TIOB1_0		46	41	L7	31	J6
	TIOB1_1	Base timer ch.1 TIOB pin	15	10	E2	10	E3
	TIOB1_2		6	6	 D2	6	D2
Base Timer 2	TIOA2_0		34	29	K5	-	-
Babb Hindi E	TIOA2_1	Base timer ch.2 TIOA pin	26	21	H2	16	H3
	TIOA2_1		116	96	C4	76	C4
	TIOR2_2 TIOB2_0		47	42	K7	32	L7
	TIOB2_0	Page timer of 2 TIOP nin	16	11	E3	11	G1
	TIOB2_1	Base timer ch.2 TIOB pin		95	E3 B4		B4
Base Timer 3			115 35	30	Б4 J5	75 -	- D4
Dase Timer 3	TIOA3_0						
	TIOA3_1	Base timer ch.3 TIOA pin	27	22	G4	17	J1
	TIOA3_2		105	90	C6	70	B6
	TIOB3_0		48	43	H6	33	K7
	TIOB3_1	Base timer ch.3 TIOB pin	17	12	E4	12	G2
	TIOB3_2		106	91	A5	71	C6
Base Timer 4	TIOA4_0 TIOA4_1	Doop times of 4 TIOA nin	36 28	31 23	H5 H3	21 18	L5 J2
	TIOA4_1 TIOA4_2	Base timer ch.4 TIOA pin	51	-	-	-	-
	TIOB4_0		49	44	J7	34	J7
	TIOB4_1	Base timer ch.4 TIOB pin	18	13	F1	-	-
	TIOB4_2		52	-	-	-	-
Base Timer 5	TIOA5_0		37	32	L6	22	K5
	TIOA5_1	Base timer ch.5 TIOA pin	29	24	J2	19	J4
	TIOA5_2		97	82	C8	-	-
	TIOB5_0		50	45	K8	35	K8
	TIOB5_1	Base timer ch.5 TIOB pin	19	14	F2	-	-
	TIOB5_2		98	83	D9	-	-

Document Number: 002-05646 Rev.\*C



	Pin	Function			Pin No		
Pin Function	Name	Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
Base Timer 6	TIOA6_0		53	-	-	-	-
	TIOA6_1	Base timer ch.6 TIOA pin	104	89	B6	69	B7
	TIOA6_2		82	-	-	-	-
	TIOB6_0		54	-	-	-	-
	TIOB6_1	Base timer ch.6 TIOB pin	103	88	A6	68	C7
	TIOB6_2		81	-	-	-	-
Base Timer 7	TIOA7_0		112	-	-	-	-
	TIOA7_1	Base timer ch.7 TIOA pin	86	71	D10	57	D10
	TIOA7_2		109	-	-	-	-
	TIOB7_0		111	-	-	-	-
	TIOB7_1	Base timer ch.7 TIOB pin	87	72	E8	58	D9
	TIOB7_2		108	-	-	-	-
Base Timer 8	TIOA8_0		8	8	D5	8	E1
	TIOA8_1	Base timer ch.8 TIOA pin	73	63	G8	53	F9
	TIOA8_2		22	17	G2	-	-
	TIOB8_0		2	2	C1	2	C1
	TIOB8_1	Base timer ch.8 TIOB pin	63	53	J10	43	J10
	TIOB8_2		23	18	F4	-	-
Base Timer 9	TIOA9_0		9	-	-	-	-
	TIOA9_1	Base timer ch.9 TIOA pin	74	64	F10	54	E11
	TIOA9_2		79	69	E9	-	-
	TIOB9_0		3	3	C2	3	C2
	TIOB9_1	Base timer ch.9 TIOB pin	64	54	J8	44	J8
	TIOB9_2		80	70	D11	-	-
Base Timer 10	TIOA10_0		10	-	-	-	-
	TIOA10_1	Base timer ch.10 TIOA pin	75	65	F9	55	E10
	TIOA10_2	- Pin	89	74	C10	60	C10
	TIOB10_0		4	4	B3	4	B3
	TIOB10_1	Base timer ch.10 TIOB pin	65	55	H10	45	H10
	TIOB10_2	- Pin	88	73	C11	59	C11
Base Timer 11	TIOA11_0		11	-	-	-	-
	TIOA11_1	Base timer ch.11 TIOA pin	76	66	E11	56	E9
	TIOA11_2	- Pin	83	-	-	-	-
	TIOB11_0		5	5	D1	5	D1
	TIOB11_1	Base timer ch.11 TIOB pin	66	56	H9	46	H9
	TIOB11_2		84	-	-	-	-

Document Number: 002-05646 Rev.\*C



Din Function	Pin	Function		Pin No					
Pin Function	Name	Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96		
Base Timer 12	TIOA12_0		12	-	-	-	-		
	TIOA12_1	Base timer ch.12 TIOA pin	77	67	E10	-	-		
	TIOA12_2	P	110	-	-	-	-		
	TIOB12_0		6	6	D2	6	D2		
	TIOB12_1	Base timer ch.12 TIOB pin	67	57	H7	47	G10		
	TIOB12_2	P	111	-	-	-	-		
Base Timer 13	TIOA13_0		13	-	-	-	-		
	TIOA13_1	Base timer ch.13 TIOA pin	78	68	F8	-	-		
	TIOA13_2	Pin	14	9	E1	9	E2		
	TIOB13_0		7	7	D3	7	D3		
	TIOB13_1	Base timer ch.13 TIOB pin	68	58	G10	48	G9		
	TIOB13_2		15	10	E2	10	E3		
Base Timer 14	TIOA14_0		21	16	G1	-	-		
	TIOA14_1	Base timer ch.14 TIOA pin	84	-	-	-	-		
	TIOA14_2	P	92	77	A9	61	A10		
	TIOB14_0		20	15	F3	-	-		
	TIOB14_1	Base timer ch.14 TIOB pin	85	-	-	-	-		
	TIOB14_2	F	94	79	B11	63	B11		
Base Timer 15	TIOA15_0		119	99	A2	79	A2		
	TIOA15_1	Base timer ch.15 TIOA pin	114	94	C5	74	C5		
TIOA15_2	TIOA15_2	P	18	13	F1	-	-		
	TIOB15_0		118	98	A3	78	A3		
	TIOB15_1	Base timer ch.15 TIOB pin	113	93	D6	73	B5		
	TIOB15_2	•	19	14	F2	-	-		



Pin Function	Pin Name	Eurotion Description			Pin No		
TH FUNCTION	r in maine	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	SWCLK	Serial wire debug interface clock input pin	93	78	B9	62	В9
	SWDIO	Serial wire debug interface data input / output pin	95	80	A8	64	A9
	SWO	Serial wire viewer output pin	96	81	B8	65	B8
	ТСК	JTAG test clock input pin	93	78	B9	62	B9
	TDI	JTAG test data input pin	94	79	B11	63	B11
Debugger	TDO	JTAG debug data output pin	96	81	B8	65	B8
	TMS	JTAG test mode state input/output pin	95	80	A8	64	A9
	TRACECLK	Trace CLK output pin of ETM	101	86	C7	-	-
	TRACED0		97	82	C8	-	-
	TRACED1	Trace data output pin of	98	83	D9	-	-
	TRACED2	ETM	99	84	A7	-	-
	TRACED3		100	85	B7	-	-
	TRSTX	JTAG test reset input pin	92	77	A9	61	A10
External	MAD00_0		36	31	H5	21	L5
Bus	MAD01_0		37	32	L6	22	K5
	MAD02_0		44	39	K6	29	J5
	MAD03_0		45	40	J6	30	K6
	MAD04_0		46	41	L7	31	J6
	MAD05_0		47	42	K7	32	L7
	MAD06_0		48	43	H6	33	K7
	MAD07_0		49	44	J7	34	J7
	MAD08_0		50	45	K8	35	K8
	MAD09_0		63	53	J10	43	J10
	MAD10_0		64	54	J8	44	J8
	MAD11_0		65	55	H10	45	H10
	MAD12_0	External bus interface	66	56	H9	46	H9
	MAD13_0	address bus	67	57	H7	47	G10
	MAD14_0	-	68	58	G10	48	G9
	MAD15_0	-	69	59	G9	49	F10
	MAD16_0	-	73	63	G8	53	F9
	MAD17_0		74	64	F10	54	E11
	MAD18_0		75	65	F9	55	E10
	MAD19_0	1	76	66	E11	56	E9
	MAD20_0		77	67	E10	-	-
	MAD21_0		78	68	F8	-	-
	MAD22_0	1	79	69	E9	-	-
	MAD23_0	]	80	70	D11	-	-
	MAD24_0		89	74	C10	60	C10



Pin Function	Din Nama	Eurotion Description	Pin No					
rin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	
	MCSX0_0		103	88	A6	68	C7	
	MCSX1_0		102	87	D7	67	C8	
	MCSX2_0		101	86	C7	-	-	
	MCSX3_0	External bus interface chip	100	85	B7	-	-	
	MCSX4_0	select output pin	98	83	D9	-	-	
	MCSX5_0		97	82	C8	-	-	
	MCSX6_0		94	79	B11	63	B11	
	MCSX7_0		92	77	A9	61	A10	
	MDQM0_0	External bus interface byte	105	90	C6	70	B6	
	MDQM1_0	mask signal output pin	106	91	A5	71	C6	
	MOEX_0	External bus interface read enable signal for SRAM	114	94	C5	74	C5	
	MWEX_0	External bus interface write enable signal for SRAM	113	93	D6	73	B5	
	MNALE_0	External bus interface ALE signal to control NAND Flash memory output pin	18	-	-	-	-	
External Bus	MNCLE_0	External bus interface CLE signal to control NAND Flash memory output pin	19	-	-	-	-	
	MNREX_0	External bus interface read enable signal to control NAND Flash memory	21	-	-	-	-	
	MNWEX_0	External bus interface write enable signal to control NAND Flash memory	20	-	-	-	-	
	MADATA00_0		2	2	C1	2	C1	
	MADATA01_0		3	3	C2	3	C2	
	MADATA02_0		4	4	B3	4	B3	
	MADATA03_0		5	5	D1	5	D1	
	MADATA04_0		6	6	D2	6	D2	
	MADATA05_0		7	7	D3	7	D3	
	MADATA06_0	External bus interface data	8	8	D5	8	E1	
	MADATA07_0	bus	9	9	E1	9	E2	
	MADATA08_0		10	10	E2	10	E3	
	 MADATA09_0		11	11	E3	11	G1	
	 MADATA10_0		12	12	E4	12	G2	
	MADATA11_0		13	13	F1	-	-	
	 MADATA12_0		14	14	F2	_	_	



		Freedo - De la d			Pin No		
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	MADATA13_0		15	15	F3	-	-
	MADATA14_0		16	16	G1	-	-
	MADATA15_0		17	17	G2	-	-
External Bus	MALE_0	Latch enable signal for multiplex	104	89	B6	69	B7
	MRDY_0	External RDY input signal	116	96	C4	76	C4
	MCLKOUT_0	External bus clock output pin	99	84	A7	A7       66         C1       2         C8       -         D7       67         C2       3         D9       -         -       -         B3       4         J10       43         -       -         D6       73         H9       46         E1       9         E4       12         G9       49         E2       10         C10       60	A8
	INT00_0	E. (	2	2	C1	2	C1
	INT00_1	External interrupt request	97	82	C8	-	-
	INT00_2	00 input pin	102	87	D7	67	C8
	INT01_0		3	3	C2	3	C2
	INT01_1	External interrupt request	98	83	D9	-	-
	INT01_2	01 input pin	85	-	-	-	-
	INT02_0		4	4	B3	4	B3
	INT02_1	External interrupt request	63	53	J10	43	J10
	INT02_2	02 input pin	82	-	-	-	-
	INT03_0		113	93	D6	73	B5
	INT03_1	External interrupt request	66	56	H9	46	H9
	INT03_2	03 input pin	14	9	E1	9	E2
	 INT04_0	<b>F</b>	17	12	E4	12	G2
	 INT04_1	External interrupt request 04 input pin	69	59	G9	49	F10
	 INT04_2		15	10	E2	10	E3
	 INT05_0		89	74	C10	60	C10
	 INT05_1	External interrupt request	75	65	F9	55	E10
End and all	 INT05_2	05 input pin	16	11	E3	11	G1
External	INT06_0		23	18	F4	13	G3
Interrupt	 INT06_1	External interrupt request	88	73	C11	59	C11
	INT06_2	06 input pin	50	45	K8	35	K8
	 INT07_0		24	19	G3	14	H1
	INT07_1	External interrupt request	114	94	C5	74	C5
	 INT07_2	07 input pin	5	5	D1	5	D1
	INT08_0		34	29	K5	-	-
	INT08_1	External interrupt request	19	14	F2	-	-
	 INT08_2	08 input pin	8	8	D5	8	E1
	 INT09_0		35	30	J5	-	-
	INT09_1	External interrupt request	20	15	F3		_
INT09_ INT09_ INT10_ INT10_ INT10_		09 input pin	11	-			_
			36	31	H5	21	- L5
		External interrupt request	21	16	G1	-	-
		10 input pin	112	-	-	-	-
	INT10_2 INT11_0		37	32	L6	22	- K5
	INT11_0 INT11_1	External interrupt request	22	32 17	G2	-	
		11 input pin			62	-	-
	INT11_2		110	-	-	-	-



					Pin No		
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	INT12_0		48	43	H6	33	K7
	INT12_1	External interrupt request 12	32	27	J4	-	_
	INT12_2	input pin	108	-	-	-	-
	INT13_0		49	44	J7	34	J7
	INT13_1	External interrupt request 13	33	28	L5	-	-
	INT13_2	input pin	52	-	-	-	-
	INT14_0	External interrupt request 14	67	57	H7	47	G10
	INT14_1	input pin	44	39	K6	29	J5
	INT14_2		53	-	-	-	-
	INT15_0	External interrupt request 15	68	58	G10	48	G9
	INT15_1	input pin	116	96	C4	76	C4
	INT15_2		54	-	-	-	-
	INT16_0	External interrupt request 16	100	85	B7	-	-
	INT16_1	input pin	118	98	A3	78	A3
	INT16_2		12	-	-	-	-
	INT17_0	External interrupt request 17	101	86	C7	-	-
	INT17_1	input pin	119	99	A2	79	A2
	INT17_2		13	-	-	-	-
	INT18_0	External interrupt request 18	103 6	88 6	A6 D2	68 6	C7 D2
External	INT18_1 INT18_2	input pin	26	21	H2	16	H3
Interrupt	INT10_2 INT19_0		104	89	B6	69	B7
	INT19_1	External interrupt request 19	7	7	D3	7	D3
	INT19_2	input pin	28	23	НЗ	18	J2
	INT20_0		105	90	C6	70	B6
	INT20 1	External interrupt request 20	45	40	J6	30	K6
	INT20_2	input pin	76	66	E11	56	E9
	INT21_0		106	91	A5	71	C6
	INT21_1	External interrupt request 21	46	41	L7	31	J6
	 INT21_2	input pin	77	67	E10	-	-
	 INT22_0		109	-	_	_	-
	 INT22_1	External interrupt request 22	47	42	K7	32	L7
	 INT22_2	input pin	78	68	F8	-	-
	 INT23_0		111	-	-	-	-
	 INT23_1	External interrupt request 23	99	84	A7	66	A8
	 INT23_2	. input pin	79	69	E9	-	-
	NMIX	Non-Maskable Interrupt input pin	107	92	B5	72	A6



Pin Function	Pin	Function Description			Pin No		
Fin Function	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	P00		92	77	A9	61	A10
	P01		93	78	B9	62	B9
	P02		94	79	B11	63	B11
	P03		95	80	A8	64	A9
	P04		96	81	B8	65	B8
	P05		97	82	C8	-	-
	P06		98	83	D9	-	-
	P07	General-purpose I/O port 0	99	84	A7	66	A8
	P08		100	85	B7	-	-
	P09		101	86	C7	-	-
	P0A		102	87	D7	67	C8
	P0B		103	88	A6	68	C7
	P0C		104	89	B6	69	B7
	P0D	-	105	90	C6	70	B6
	P0E		106	91	A5	71	C6
	P0F		107	92	B5	72	A6
	P10		62	52	J11	42	J11
	P11		63	53	J10	43	J10
	P12		64	54	J8	44	J8
	P13		65	55	H10	45	H10
	P14		66	56	H9	46	H9
GPIO	P15	General-purpose I/O port 1	67	57	H7	47	G10
	P16		68	58	G10	48	G9
	P17		69	59	G9	49	F10
	P18		73	63	G8	53	F9
	P19	-	74	64	F10	54	E11
	P1A	-	75	65	F9	55	E10
	P1B	-	76	66	E11	56	E9
	P1C	4	77	67	E10	-	-
	P1D	4	78	68	F8	-	-
	P1E	-	79	69	E9	-	-
	P1F		80	70	D11	-	-
	P20	-	89	74	C10	60	C10
	P21	4	88	73	C11	59	C11
	P22	4	87	72	E8	58	D9
	P23 P24		86	71	D10	57	D10
		General-purpose I/O port 2	85	-	-	-	-
	P25		84	-	-	-	-
	P26		83	-	-	-	-
	P27		82	-	-	-	-
	P28		81	-	-	-	-



Pin Function	Pin	Function Description					
PIN FUNCTION	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	P30		14	9	E1	9	E2
	P31	-	15	10	E2	10	E3
	P32	-	16	11	E3	11	G1
	P33	-	17	12	E4	12	G2
	P34	-	18	13	F1	-	-
	P35	-	19	14 15	F2 F3	-	-
	P36 P37	-	20 21	15	G1	-	-
	P38	General-purpose I/O port 3	22	10	G2	-	-
	P39	-	23	18	F4	13	G3
	P3A	-	24	19	G3	14	H1
	P3B	-	25	20	H1	15	H2
	P3C	-	26	21	H2	16	H3
	P3D		27	22	G4	17	J1
	P3E		28	23	H3	18	J2
	P3F		29	24	J2	19	J4
	P40	-	32	27	J4	-	-
	P41	-	33	28	L5	-	-
	P42		34	29	K5	-	-
	P43		35	30	J5	-	-
	P44 P45		36 37	31 32	H5 L6	21 22	L5 K5
GPIO	P45		41	36	L3	22	L3
	P47	General-purpose I/O port 4	42	37	K3	20	K3
	P48		44	39	K6	29	J5
	P49		45	40	J6	30	K6
	P4A		46	41	L7	31	J6
	P4B		47	42	K7	32	L7
	P4C		48	43	H6	33	K7
	P4D		49	44	J7	34	J7
	P4E		50	45	K8	35	K8
	P50	4	2	2	C1	2	C1
	P51	-	3	3	C2	3	C2
	P52	4	4	4	B3	4	B3
	P53	4	5	5	D1	5	D1
	P54	4	6	6	D2	6	D2
	P55		7	7	D3	7	D3
	P56 P57 P58	General-purpose I/O port 5	8	8	D5	8	E1
			9	-	-	-	-
			10	-	-	-	-
	P59	]	11	-	-	-	-
	P5A	1	12	-	-	-	-
	P5B		13	-	-	-	-



Pin Function	Pin Name	Function Description			Pin No		
	i in Name	Tunction Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	P60		116	96	C4	76	C4
	P61		115	95	B4	75	B4
	P62		114	94	C5	74	C5
	P63		113	93	D6	73	B5
	P64	General-purpose I/O port 6	112	-	-	-	-
	P65		111	-	-	-	-
	P66		110	-	-	-	-
	P67		109	-	-	-	-
	P68		108	-	-	-	-
GPIO	P70	General-purpose I/O port 7	51	-	-	-	-
	P71		52	-	-	-	-
	P72		53	-	-	-	-
	P73		54	-	-	-	-
	P74		55	-	-	-	-
	P80		118	98	A3	78	A3
	P81	General-purpose I/O port 8	119	99	A2	79	A2
	PE0		56	46	K9	36	K9
	PE2	General-purpose I/O port E	58	48	L9	38	L9
	PE3		59	49	L10	39	L10



Pin Function	Pin	Function Description			Pin No				
FIII FUNCTION	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96		
	SIN0_0	Multi-function serial	88	73	C11	59	C11		
	SIN0_1	interface ch.0 input pin	66	56	H9	46	H9		
	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a	87	72	E8	58	D9		
Multi- function Serial 0	SOT0_1 (SDA0_1)	UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an I <sup>2</sup> C (operation mode 4).	67	57	H7		G10		
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a	86	71	D10		D10		
	SCK0_1 (SCL0_1)	UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I <sup>2</sup> C (operation mode 4).	68	58	G10	48	G9		
	SIN1_0	Multi-function serial	8	-	-	-	-		
	SIN1_1	interface ch.1 input pin	63	53	J10	43	J10		
	SOT1_0 (SDA1_0)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a	9	-	-	-	-		
Multi- function Serial 1	SOT1_1 (SDA1_1)	UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4).	64	54	J8	44	J8		
	SCK1_0 (SCL1_0)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a	10	-	-	-	-		
	SCK1_1 (SCL1_1)	UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4).	65	55	H10	45	H10		



Pin Function	Pin	Function Description			Pin No		
FINFUNCTION	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	SIN2_0	Multi-function serial	53	-	-	-	-
	SIN2_1	interface ch.2 input pin	85	-	-	-	-
	SIN2_2	intenace ch.z input pin	69	59	G9	49	F10
	SOT2_0	Multi-function serial	- 1				
	(SDA2_0)	interface ch.2 output pin.	54	-	-	-	-
	SOT2_1	This pin operates as SOT2					
	(SDA2_1)	when it is used in a	84	-	-	-	-
	(	UART/CSIO (operation modes 0 to 2) and as					
Multi- function	SOT2_2	SDA2 when it is used in an	73	63	G8	53	F9
Serial 2	(SDA2_2)	I <sup>2</sup> C (operation mode 4).					
	SCK2_0	Multi-function serial					
	(SCL2_0)	interface ch.2 clock I/O pin.	55	-	-	-	-
	. ,	This pin operates as SCK2					
	SCK2_1	when it is used in a	83	-	-	-	-
	(SCL2_1)	UART/CSIO (operation					
	SCK2_2	modes 0 to 2) and as					
	(SCL2_2)	SCL2 when it is used in an	74	64	F10	54	E11
	SIN3_0	I <sup>2</sup> C (operation mode 4).	110				_
	SIN3_0 SIN3_1	Multi-function serial	2	2	 C1	2	 C1
	SIN3_1 SIN3_2	interface ch.3 input pin	44	39	K6	29	J5
		Multi-function serial			110	25	
	SOT3_0	interface ch.3 output pin.	109	-	-	-	-
	(SDA3_0)	This pin operates as SOT3					
	SOT3_1	when it is used in a	3	3	C2	3	C2
	(SDA3_1)	UART/CSIO (operation	J. J	Ĵ		Ū	
Multi- function	SOT3_2	modes 0 to 2) and as					
Serial 3	(SDA3_2)	SDA3 when it is used in an	45	40	J6	30	K6
	(	I <sup>2</sup> C (operation mode 4).			-		
	SCK3_0	Multi-function serial	108	_	_	_	_
	(SCL3_0)	interface ch.3 clock I/O pin.	100				
	SCK3_1	This pin operates as SCK3 when it is used in a		_			
	(SCL3_1)	UART/CSIO (operation	4	4	B3	4	B3
		modes 0 to 2) and as					
	SCK3_2	SCL3 when it is used in an	46	41	L7	31	J6
	(SCL3_2)	I <sup>2</sup> C (operation mode 4).					



Pin Function	Pin	Function Description			Pin No		
Pin Function	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	SIN4_0	Multi-function serial	102	87	D7	67	C8
	SIN4_1	interface ch.4 input pin	75	65	F9	55	E10
	SIN4_2		97	82	C8	-	-
	SOT4_0	Multi-function serial	102	00	4.6	69	07
	(SDA4_0)	interface ch.4 output pin.	103	88	A6	68	C7
	SOT4_1	This pin operates as SOT4					
	(SDA4_1)	when it is used in a UART/CSIO (operation	76	66	E11	56	E9
	SOT4_2 (SDA4_2)	modes 0 to 2) and as SDA4 when it is used in an I <sup>2</sup> C (operation mode 4).	98	83	D9	-	-
Multi- function Serial 4	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin.	104	89	B6	69	B7
	SCK4_1 (SCL4_1)	This pin operates as SCK4 when it is used in a UART/CSIO (operation	77	67	E10	-	-
	SCK4_2 (SCL4_2) RTS4_0	modes 0 to 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	99	84	A7	-	-
		Multi-function serial	105	90	C6	70	B6
	RTS4_1	interface ch.4 RTS output	79	69	E9	-	-
	RTS4_2	pin	101	86	C7	-	-
	CTS4_0	Multi-function serial interface ch.4 CTS input	106	91	A5	71	C6
	CTS4_1		78	68	F8	-	-
	CTS4_2	pin	100	85	B7	-	-
	SIN5_0	Multi Gunatian annial	116	96	C4	76	C4
	SIN5_1	Multi-function serial interface ch.5 input pin	113	-	-	-	-
	SIN5_2		20	15	F3	-	-
	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin.	115	95	B4	75	B4
	SOT5_1 (SDA5_1)	This pin operates as SOT5 when it is used in a UART/CSIO (operation	112	-	-	-	-
Multi- function Serial 5	SOT5_2 (SDA5_2)	modes 0 to 2) and as SDA5 when it is used in an I <sup>2</sup> C (operation mode 4).	21	16	G1	-	-
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin.	114	94	C5	74	C5
	SCK5_1 (SCL5_1)	This pin operates as SCK5 when it is used in a UART/CSIO (operation	111	-	-	-	-
	SCK5_2 (SCL5_2)	modes 0 to 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).	22	17	G2	-	-



Pin Function	Pin	Function Description			Pin No		
Fin Function	Name	r unction Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	SIN6_0	Multi-function serial	5	5	D1	5	D1
	SIN6_1	interface ch.6 input pin	17	12	E4	12	G2
	SOT6_0 (SDA6_0)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a	6	6	D2	6	D2
Multi- function Serial 6	SOT6_1 (SDA6_1)	UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an I <sup>2</sup> C (operation mode 4).	16	11	E3	11	G1
	SCK6_0 (SCL6_0)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a	7	7	D3	7	D3
	SCK6_1 n (SCL6_1) SCL	UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I <sup>2</sup> C (operation mode 4).	15	10	E2	10	E3
	SIN7_0	Multi-function serial	11	-	-	-	-
	SIN7_1	interface ch.7 input pin	50	45	K8	35	K8
	SOT7_0 (SDA7_0)	Multi-function serial interface ch.7 output pin.	12	-	-	-	-
Multi- function Serial 7	SOT7_1 (SDA7_1)	This pin operates as SOT7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA7 when it is used in an I <sup>2</sup> C (operation mode 4).	49	44	J7	34	J7
	SCK7_0 (SCL7_0)	Multi-function serial interface ch.7 clock I/O pin.	13	-	-	-	-
	SCK7_1 (SCL7_1)	This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an I <sup>2</sup> C (operation mode 4).	48	43	H6	33	K7



Die Ermetien	Pin		Pin No						
Pin Function	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96		
	SIN8_0	Multi-function serial interface ch.8 input pin	97	82	C8	-	-		
Multi- function Serial 8	SOT8_0 (SDA8_0)	Multi-function serial interface ch.8 output pin. This pin operates as SOT8 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA8 when it is used in an I <sup>2</sup> C (operation mode 4).	94	79	B11	-	-		
	SCK8_0 (SCL8_0)	Multi-function serial interface ch.8 clock I/O pin. This pin operates as SCK8 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL8 when it is used in an I <sup>2</sup> C (operation mode 4).	92	77	A9	-	-		
	SIN9_0	Multi-function serial interface ch.9 input pin	17	12	E4	-	-		
Multi- function Serial 9	SOT9_0 (SDA9_0)	Multi-function serial interface ch.9 output pin. This pin operates as SOT9 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA9 when it is used in an I <sup>2</sup> C (operation mode 4).	18	13	F1	-	-		
	SCK9_0 (SCL9_0)	Multi-function serial interface ch.9 clock I/O pin. This pin operates as SCK9 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL9 when it is used in an I <sup>2</sup> C (operation mode 4).	19	14	F2	-	-		



				Pin No					
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96		
	SIN10_0	Multi-function serial interface ch.10 input pin	23	18	F4	13	G3		
Multi- function Serial 10		Multi-function serial interface ch.10 output pin. This pin operates as SOT10 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA10 when it is used in an I <sup>2</sup> C (operation mode 4).	24	19	G3	14	H1		
SCK1	SCK10_0 (SCL10_0)	Multi-function serial interface ch.10 clock I/O pin. This pin operates as SCK10 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL10 when it is used in an I <sup>2</sup> C (operation mode 4).	25	20	H1	15	H2		
	SIN11_0	Multi-function serial interface ch.11 input pin	26	21	H2	16	НЗ		
Multi- function Serial 11	SOT11_0 (SDA11_0)	Multi-function serial interface ch.11 output pin. This pin operates as SOT11 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA11 when it is used in an I <sup>2</sup> C (operation mode 4).	27	22	G4	17	J1		
	SCK11_0 (SCL11_0)	Multi-function serial interface ch.11 clock I/O pin. This pin operates as SCK11 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL11 when it is used in an I <sup>2</sup> C (operation mode 4).	28	23	H3	18	J2		





	<b>D</b> , <b>N</b>	Function Description	Pin No					
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	
	SIN12_0	Multi-function serial interface ch.12 input pin	32	27	J4	-	-	
Multi- function Serial 12	SOT12_0 (SDA12_0)	Multi-function serial interface ch.12 output pin. This pin operates as SOT12 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA12 when it is used in an I <sup>2</sup> C (operation mode 4).	33	28	L5	-	-	
	SCK12_0 (SCL12_0)	Multi-function serial interface ch.12 clock I/O pin. This pin operates as SCK12 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL12 when it is used in an I <sup>2</sup> C (operation mode 4).	34	29	K5	-	-	
	SIN13_0	Multi-function serial interface ch.13 input pin	35	30	J5	-	-	
Multi- function Serial 13	SOT13_0 (SDA13_0)	Multi-function serial interface ch.13 output pin. This pin operates as SOT13 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA13 when it is used in an I <sup>2</sup> C (operation mode 4).	36	31	H5	-	-	
	SCK13_0 (SCL13_0)	Multi-function serial interface ch.13 clock I/O pin. This pin operates as SCK13 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL13 when it is used in an I <sup>2</sup> C (operation mode 4).	37	32	L6	-	-	





	<b>D</b> ' 11				Pin No		
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	SIN14_0	Multi-function serial interface ch.14 input pin	50	-	-	-	-
Multi- function Serial 14		Multi-function serial interface ch.14 output pin. This pin operates as SOT14 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA14 when it is used in an I <sup>2</sup> C (operation mode 4).	51	-	-	-	-
	SCK14_0 (SCL14_0)	Multi-function serial interface ch.14 clock I/O pin. This pin operates as SCK14 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL14 when it is used in an I <sup>2</sup> C (operation mode 4).	52	-	-	-	-
	SIN15_0	Multi-function serial interface ch.15 input pin	82	-	-	-	
Multi- function Serial 15	SOT15_0 (SDA15_0)	Multi-function serial interface ch.15 output pin. This pin operates as SOT15 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA15 when it is used in an I <sup>2</sup> C (operation mode 4).	81	-	-	-	
	SCK15_0 (SCL15_0)	Multi-function serial interface ch.15 clock I/O pin. This pin operates as SCK15 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL15 when it is used in an I <sup>2</sup> C (operation mode 4).	80	-	-	-	





					Pin No		
Pin Function	Pin Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	DTTI0X_0	Input signal of waveform generator to control outputs	23	18	F4	13	G3
	DTTI0X_1	RTO00 to RTO05 of multi- function timer 0.	79	69	E9	-	-
	FRCK0_0	18	13	F1	-	-	
	FRCK0_1	16-bit free-run timer ch.0 external clock input pin	80	70	D11	-	-
	FRCK0_2		63	53	J10	43	J10
	IC00_0		22	17	G2	-	-
Multi- function	IC00_1		75	65	F9	55	E10
Timer 0	IC00_2		64	54	J8	44	J8
	IC01_0		21	16	G1	-	-
	IC01_1	16-bit input capture input pin	76	66	E11	56	E9
	IC01_2	of multi-function timer 0.	65	55	H10	45	H10
	IC02_0	ICxx describes channel	20	15	F3	-	-
	IC02_1	IC02_1 number. IC02_2 IC03_0	77	67	E10	-	-
	IC02_2		66	56	H9	46	H9
	IC03_0		19	14	F2	-	-
	IC03_1		78	68	F8	-	-
	IC03_2		67	57	H7	47	G10



Pin Function	Pin Name	lame Function Description			Pin No		
		· •····	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
	RTO00_0 (PPG00_0)	Waveform generator output pin of multi-function timer 0.	24	19	G3	14	H1
	RTO00_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output mode.	86	71	D10	57	D10
	RTO01_0 (PPG00_0)	Waveform generator output pin of multi-function timer 0.	25	20	H1	15	H2
	RTO01_1 (PPG00_1)	This pin operates as PPG00 when it is used in PPG0 output mode.	85	-	-	-	-
	RTO02_0 (PPG02_0)	Waveform generator output pin of multi-function timer 0.	26	21	H2	16	НЗ
	RTO02_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output mode.	84	-	-	-	-
Multi- function Timer 0	RTO03_0 (PPG02_0)	Waveform generator output pin of multi-function timer 0.	27	22	G4	17	J1
nmer o	RTO03_1 (PPG02_1)	This pin operates as PPG02 when it is used in PPG0 output mode.	83	-	-	-	-
	RTO04_0 (PPG04_0)	Waveform generator output pin of multi-function timer 0.	28	23	H3	18	J2
	RTO04_1 (PPG04_1)	This pin operates as PPG04 when it is used in PPG0 output mode.	82	-	-	-	-
	RTO05_0 (PPG04_0)	Waveform generator output pin of multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output mode.	29	24	J2	19	J4
	RTO05_1 (PPG04_1)		81	-	-	-	-
	IGTRG_0	PPG IGMT mode external	46	41	L7	31	J6
	IGTRG_1	trigger input pin	116	96	C4	76	C4



Pin Function	Pin	Function Description			Pin No		
FINFUNCTION	Name	Function Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
Quadrature	AIN0_0		14	9	E1	9	E2
Position/	AIN0_1	QPRC ch.0 AIN input pin	45	40	J6	30	K6
Revolution	AIN0_2		2	2	C1	2	C1
Counter 0	BIN0_0		15	10	E2	10	E3
	BIN0_1	QPRC ch.0 BIN input pin	46	41	L7	31	J6
	BIN0_2		3	3	C2	3	C2
	ZIN0_0		16	11	E3	11	G1
	ZIN0_1	QPRC ch.0 ZIN input pin	47	42	K7	32	L7
	ZIN0_2		4	4	B3	4	B3
Quadrature	AIN1_1	QPRC ch.1 AIN input pin	89	74	C10	60	C10
Position/	AIN1_2		48	43	H6	33	K7
Revolution	BIN1_1	QPRC ch.1 BIN input pin	88	73	C11	59	C11
Counter 1	BIN1_2		49	44	J7	34	J7
	ZIN1_1	QPRC ch.1 ZIN input pin	87	72	E8	58	D9
	ZIN1_2		50	45	K8	35	K8
Real-time clock	RTCCO_0	0.5 seconds pulse output	107	92	B5	72	A6
	RTCCO_1	pin of Real-time clock	65	55	H10	45	H10
	RTCCO_2		24	19	G3	14	H1
	SUBOUT_ 0		107	92	B5	72	A6
	SUBOUT_ 1	Sub clock output pin	65	55	H10	45	H10
	SUBOUT_ 2		24	19	G3	14	H1
Low-Power Consumption	WKUP0	Deep standby mode return signal input pin 0	107	92	B5	72	A6
Mode	WKUP1	Deep standby mode return signal input pin 1	63	53	J10	43	J10
	WKUP2	Deep standby mode return signal input pin 2	88	73	C11	59	C11
	WKUP3	Deep standby mode return signal input pin 3	116	96	C4	76	C4
	WKUP4	Deep standby mode return signal input pin 4	14	9	E1	9	E2
	WKUP5	Deep standby mode return signal input pin 5	102	87	D7	67	C8
HDMI-	CEC0_0	HDMI-CEC/Remote	48	43	H6	33	K7
CEC/ Remote Control	CEC0_1	Control Reception ch.0 input/output pin	103	88	A6	68	C7
Reception	CEC1_0	HDMI-CEC/Remote	116	96	C4	76	C4
	CEC1_1	Control Reception ch.1 input/output pin	8	8	D5	8	E1



Pin function	Pin name	Eurotion description			Pin No		
Pin function	Pin name	Function description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96
Reset		External Reset Input pin.					
	INITX	A reset is valid when	43	38	K4	28	K4
		INITX=L.					
Mode		Mode 0 pin.					
		During normal operation,					
		MD0=L must be input.					
	MD0	During serial	57	47	L8	37	L8
		programming to Flash					
		memory, MD0=H must be					
		input.					
		Mode 1 pin.					
		During serial					
	MD1	programming to Flash	56	46	K9	36	K9
		memory, MD1=L must be					
		input.					
Power	VCC	Power supply pin	1	1	B1	1	B1
	VCC	Power supply pin	31	26	J1	-	-
	VCC	Power supply pin	40	35	K1	25	K1
	VCC	Power supply pin	61	51	K11	41	K11
	VCC	Power supply pin	91	76	A10	-	-
	VCC	Power supply pin	117	97	A4	77	A4
GND	VSS	GND pin	-	-	-	-	F1
	VSS	GND pin	-	-	-	-	F2
	VSS	GND pin	-	-	-	-	F3
	VSS	GND pin	-	-	B2	-	B2
	VSS	GND pin	30	25	L1	20	L1
	VSS	GND pin	-	-	K2	-	K2
	VSS	GND pin	-	-	J3	-	J3
	VSS	GND pin	-	-	H4	-	-
	VSS	GND pin	-	-	-	-	L6
	VSS	GND pin	39	34	L4	24	L4
	VSS	GND pin	60	50	L11	40	L11
	VSS	GND pin	-	-	K10	-	K10
	VSS	GND pin	-	-	J9	-	J9
	VSS	GND pin	-	-	H8	-	-
	VSS	GND pin	-	-	B10	-	B10
	VSS	GND pin	-	_	C9	-	C9
	VSS	GND pin	-	_	-	-	D11
	VSS	GND pin	90	75	A11	_	A11
						-	
	VSS	GND pin	-	-	D8	-	-
	VSS	GND pin	-	-	-	-	A7
	VSS	GND pin	-	-	D4	-	-
	VSS	GND pin	-	-	C3	-	C3
	VSS	GND pin	-	-	-	-	A5
	VSS	GND pin	120	100	A1	80	A1




Pin Function	Pin	Function Description	Pin No					
1 III I direction	Name	r unction Description	LQFP-120	LQFP-100	BGA-112	LQFP-80	BGA-96	
Clock	X0	Main clock (oscillation) input pin	58	48	L9	38	L9	
	X0A	Sub clock (oscillation) input pin	41	36	L3	26	L3	
	X1	Main clock (oscillation) I/O pin	59	49	L10	39	L10	
	X1A	Sub clock (oscillation) I/O pin	42	37	K3	27	K3	
	CROUT_0	Built-in High-speed CR-	89	74	C10	60	C10	
	CROUT_1	osc clock output port	107	92	B5	72	A6	
ADC Power	AVCC	A/D converter analog power supply pin	70	60	H11	50	H11	
	AVRH	A/D converter analog reference voltage input pin	71	61	F11	51	F11	
ADC GND	AVSS	A/D converter GND pin	72	62	G11	52	G11	
C pin	С	Power stabilization capacity pin	38	33	L2	23	L2	

Note:


 While this device contains a Test Access Port (TAP) based on the IEEE 1149.1-2001 JTAG standard, it is not fully compliant to all requirements of that standard. This device may contain a 32-bit device ID that is the same as the 32-bit device ID in other devices with different functionality. The TAP pins may also be configurable for purposes other than access to the TAP controller.




# 5. I/O Circuit Type


















Туре	Circuit	Remarks
G	Mode input	CMOS level hysteresis input
H	P-ch P-ch Digital output	<ul> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>5 V tolerant</li> <li>With pull-up resistor control</li> <li>With standby mode control</li> <li>Pull-up resistor: Approximately 33 kΩ</li> <li>I<sub>OH</sub>= -4 mA, I<sub>OL</sub>= 4 mA</li> <li>Available to control PZR registers.</li> <li>When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> </ul>





# 6. Handling Precautions

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Cypress semiconductor devices.

#### 6.1 Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

1. Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

2. Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device. Therefore, avoid this type of connection.

3. Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### ■ Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

#### CAUTION:

The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- 1. Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- 2. Be sure that abnormal current flows do not occur during the power-on sequence.





#### Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### ■ Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### Precautions Related to Usage of Devices

Cypress semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). *CAUTION*:

# Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 6.2 Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Cypress' recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Cypress recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### ■ Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Cypress recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Cypress ranking of recommended conditions.



# ■ Lead-Free Packaging *CAUTION:*

When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel,

reducing moisture resistance and causing packages to crack. To prevent, do the following:

- 1. Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- 2. Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- 3. When necessary, Cypress packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- 4. Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Cypress recommended conditions for baking.

Condition: 125°C/24 h

Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- 1. Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- 2. Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- 4. Ground all fixtures and instruments, or protect with anti-static measures.
- 5. Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



#### 6.3 Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

1. Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

2. Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

3. Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

4. Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

5. Smoke, Flame

#### CAUTION:

Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Cypress products in other special environmental conditions should consult with sales representatives.



# 7. Handling Devices

#### 7.1 Power Supply Pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pin and GND pin of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1 µF be connected as a bypass capacitor between each Power supply pin and GND pin, between AVCC pin and AVSS pin near this device.

#### 7.2 Stabilizing Power Supply Voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed 0.1 V/µs when there is a momentary fluctuation on switching the power supply.

#### 7.3 Crystal Oscillator Circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible. It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

Evaluate oscillation of your using crystal oscillator by your mount board.

#### 7.4 Sub Crystal Oscillator

This series sub oscillator circuit is low gain to keep the low current consumption.

The crystal oscillator to fill the following conditions is recommended for sub crystal oscillator

to stabilize the oscillation.

- Surface mount type
   Size : More than 3.2 mm × 1.5 mm
  - Load capacitance : Approximately 6 pF to 7 pF
- Lead type


Load capacitance : Approximately 6 pF to 7 pF





#### 7.5 Using an external clock

When using an external clock as an input of the main clock, set X0/X1 to the external clock input, and input the clock to X0. X1(PE3) can be used as a general-purpose I/O port. Similarly, when using an external clock as an input of the sub clock, set X0A/X1A to the external clock input, and input the clock to X0A. X1A (P47) can be used as a general-purpose I/O port.




#### 7.6 Handling when using Multi-function serial pin as I<sup>2</sup>C pin

If it is using the multi-function serial pin as I<sup>2</sup>C pins, P-ch transistor of digital output is always disabled. However, I<sup>2</sup>C pins need to keep the electrical characteristic like other pins and not to connect to the external I<sup>2</sup>C bus system with power OFF.

#### 7.7 C pin

This series contains the regulator. Be sure to connect a smoothing capacitor (Cs) for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor. However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor. A smoothing capacitor of about 4.7 µF would be recommended for this series.



### 7.8 Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistor stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.



#### 7.9 Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on : VCC  $\rightarrow$  AVCC  $\rightarrow$  AVRH

Turning off : AVRH  $\rightarrow$  AVCC  $\rightarrow$  VCC

#### 7.10 Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication.

Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

# 7.11 Differences in features among the products with different memory sizes and between Flash memory products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash memory products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

#### 7.12 Pull-Up function of 5 V tolerant I/O

Please do not input the signal more than VCC voltage at the time of Pull-Up function use of 5 V tolerant I/O.



# 8. Block Diagram



\*: For the MB9AF154MB, MB9AF155MB, and MB9AF156MB, ETM is not available.

## 9. Memory Size

See Memory size in Product Lineup to confirm the memory size.



### 10. Memory Map


### 10.1 Memory Map (1)

		0x4006_1000 0x4006_0000 0x4004_0000 0x4003_F000 0x4003_E000 0x4003_A000 0x4003_9000	Reserved DMAC Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	DMAC Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	DMAC Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	DMAC Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	DMAC Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	DMAC Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4006_0000 0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4004_0000 0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	Reserved EXT-bus I/F Reserved RTC Watch Counter
		0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	EXT-bus I/F Reserved RTC Watch Counter
		0x4003_F000 0x4003_C000 0x4003_B000 0x4003_A000	Reserved RTC Watch Counter
		0x4003_C000 0x4003_B000 0x4003_A000	Reserved RTC Watch Counter
		0x4003_B000 0x4003_A000	RTC Watch Counter
		0x4003_A000	Watch Counter
		0x4003_9000	CRC
i i		0,4002 0000	MFS
1 1		0x4003_8000	
		0x4003_6000	Reserved
i		0x4003_5000	LVD/DS mode
		00000_00000	HDMI-CEC/
		0x4003_4000	Remote Control Receiver
į		0x4003_4000	GPIO
'		0x4003_2000	Reserved
		0x4003_1000	Int-Req.Read
\		0x4003_0000	EXTI
		0x4002_F000	Reserved
		0x4002_E000	CR Trim
		_	Deserved
1		0x4002_8000	Reserved
		0x4002_7000	A/DC
		0x4002_6000	QPRC
		0x4002_5000	Base Timer
	1	0x4002_4000	PPG
	\.		
	i.		Reserved
	1	0x4002_1000	
	ł	0x4002_0000	MFT Unit0
	\ \		Reserved
	ļ	0x4001_6000	
	i	0x4001_5000	Dual Timer
	1	0.4004 0000	Reserved
	1		SW WDT
			HW WDT
_		0,4001_1000	Clock/Reset
		0x4001 0000	
		0x4001_0000	
		0x4001_0000 0x4000_1000	Reserved
_			0x4001_3000 0x4001_2000 0x4001_1000





#### 10.2 Memory Map (2)



For more information about Flash (Main area)/Flash (Work area),

see MB9AB40N/A40N/340N/140N/150R, MB9B520M/320M/120M Series Flash Programming Manual.



### 10.3 Peripheral Address Map

Start address	End address	Bus	Peripherals			
0x4000_0000	0x4000_0FFF		Flash memory I/F register			
0x4000_1000	0x4000_FFFF	AHB	Reserved			
0x4001_0000	0x4001_0FFF		Clock/Reset Control			
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer			
0x4001_2000	0x4001_2FFF	4000	Software Watchdog timer			
0x4001_3000	0x4001_4FFF	APB0	Reserved			
0x4001_5000	0x4001_5FFF		Dual Timer			
0x4001_6000	0x4001_FFFF		Reserved			
0x4002_0000	0x4002_0FFF		Multi-function timer unit0			
0x4002_1000	0x4002_3FFF		Reserved			
0x4002_4000	0x4002_4FFF		PPG			
0x4002_5000	0x4002_5FFF		Base Timer			
0x4002_6000	0x4002_6FFF	APB1	Quadrature Position/Revolution Counter			
0x4002_7000	0x4002_7FFF		A/D Converter			
0x4002_8000	0x4002_DFFF		Reserved			
0x4002_E000	0x4002_EFFF		Built-in CR trimming			
0x4002_F000	0x4002_FFFF		Reserved			
0x4003_0000	0x4003_0FFF		External Interrupt			
0x4003_1000	0x4003_1FFF		Interrupt Source Check Register			
0x4003_2000	0x4003_2FFF		Reserved			
0x4003_3000	0x4003_3FFF		GPIO			
0x4003_4000	0x4003_4FFF		HDMI-CEC/Remote control Reception			
0x4003_5000	0x4003_57FF		Low-Voltage Detector			
0x4003_5800	0x4003_5FFF	APB2	Deep standby mode Controller			
0x4003_6000	0x4003_7FFF	AFDZ	Reserved			
0x4003_8000	0x4003_8FFF		Multi-function serial			
0x4003_9000	0x4003_9FFF		CRC			
0x4003_A000	0x4003_AFFF		Watch Counter			
0x4003_B000	0x4003_BFFF		Real-time clock			
0x4003_C000	0x4003_EFFF		Reserved			
0x4003_F000	0x4003_FFFF		External bus interface			
0x4004_0000	0x4005_FFFF		Reserved			
0x4006_0000	0x4006_0FFF	AHB	DMAC register			
0x4006_1000	0x41FF_FFFF		Reserved			



## 11. Pin Status in Each CPU State

The terms used for pin status have the following meanings.

■ INITX=0

This is the period when the INITX pin is the L level.

■ INITX=1

This is the period when the INITX pin is the H level.

SPL=0

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 0.

#### ■ SPL=1

This is the status that the standby pin level setting bit (SPL) in the standby mode control register (STB\_CTL) is set to 1.

Input enabled

Indicates that the input function can be used.

Internal input fixed at 0

This is the status that the input function cannot be used. Internal input is fixed at L.

#### Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

Setting disabled Indicates that the setting is disabled.

Maintain previous state

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

Analog input is enabled

Indicates that the analog input is enabled.

Trace output

Indicates that the trace function can be used.

GPIO selected

In Deep standby mode, pins switch to the general-purpose I/O port.



### 11.1 List of Pin Status

Pin status type	Function	group		Device internal reset state	Run mode or Sleep mode state	de or Timer mode, eep RTC mode, or ode Stop mode state		mode o standby S	ndby Rtc or Deep Stop mode ate	Return from Deep standby mode state
Pin st	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable	Power sup	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1		X = 1	INIT		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
A	Main crystal oscillator input pin/ External main clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at 0/ or Input enable	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state/ When oscillation stops <sup>[1]</sup> , Hi-Z / Internal input fixed at 0	Maintain previous state/ When oscillatio n stops <sup>[1]</sup> , Hi-Z / Internal input fixed at 0				
с	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled



Pin status type	Function	Power-on reset or low- voltage detection state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC m	mode, ode, or ode state	de, or standby Stop mode		Return from Deep standby mode state
Pin st	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power su	oply stable	Power su	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1			INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
E	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	GPIO selected	Hi-Z / Input enabled	GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
F	Sub crystal oscillator input pin / External sub clock input selected	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled



Pin status type	Function	Power- on reset or low- voltage detectio n state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC mo	Timer mode,Deep standby FRTC mode, oror Deep standStop mode statemode state		andby Stop	Return from Deep standby mode state
Pin sta	group	Power supply unstable	Power sup		Power supply stable	Power sup			pply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	ΙΝΙΤΧ	1		X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
G	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	Maintain previous state	Hi-Z/ Internal input fixed at 0	Maintain previous state
	Sub crystal oscillator output pin	Hi-Z / Internal input fixed at 0/ or Input enable	Hi-Z / Internal input fixed at 0	Hi-Z / Internal input fixed at 0	Maintain previous state	Maintain previous state/When oscillation stops <sup>[2]</sup> , Hi- Z / Internal input fixed at 0	Maintain previous state/ When oscillation stops <sup>[2]</sup> , Hi-Z / Internal input fixed at 0	Maintain previous state/ When oscillation stops <sup>[2]</sup> , Hi-Z/ Internal input fixed at 0	Maintain previous state/When oscillation stops <sup>[2]</sup> , Hi-Z/ Internal input fixed at 0	Maintain previous state/ When oscillation stops <sup>[2]</sup> , Hi-Z/ Internal input fixed at 0
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state			
н	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
	GPIO selected						at 0			



Pin status type	Function	Power- on reset or low- voltage detectio n state	INITX input state Device internal reset state		internal reset mode		mode orTimer mode,Deep standby RtSleepRTC mode, oror Deep standbymodeStop mode statemode state		andby Stop	Return from Deep standby mode state
Pin sta	group	Power supply unstable	Power sup	oply stable INITX = 1	Power supply stable INITX = 1	Power sup			pply stable X = 1	Power supply stable INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	Maintain	Maintain	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state
I	Resource selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	previous	previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed	Hi-Z / Internal input fixed at 0	GPIO selected
	Resource selected	source ected Hi-Z IO	Hi-Z / Hi-Z /		Maintain	Maintain	Hi-Z / Internal	at 0 GPIO selected	Hi-Z / Internal	GPIO
J	GPIO selected		Input enabled	Input enabled	-	previous state	input fixed at 0	Internal input fixed at 0	input fixed at 0	selected
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state			
к	Resource other than above selected		Hi-Z /	Hi-Z /	Maintain previous state	Maintain previous state	Hi-Z / Internal	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	GPIO selected	Hi-Z	Input enabled	Input enabled			input fixed at 0			



Pin status type	Function group	Power- on reset or low- voltage detectio n state Power supply unstable	INITX input state Power sup	Device internal reset state pply stable	Run mode or Sleep mode state Power supply stable	Timer mode, RTC mode, or Stop mode state Power supply stable INITX = 1		Deep standby Rtc mode or Deep standby Stop mode state Power supply stable		de, or or Deep standby Stop mode state Iv stable Power supply stable		or Deep standby Stop mode state Power supply stable		Return from Deep standby mode state Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1				<sup>-</sup> X = 1	INITX = 1				
L	Analog input selected	- Hi-Z	- Hi-Z / Internal input fixed at 0 / Analog input enabled	- Hi-Z / Internal input fixed at 0 / Analog input enabled	- Hi-Z / Internal input fixed at 0 / Analog input enabled	SPL = 0 Hi-Z / Internal input fixed at 0 / Analog input enabled	SPL = 1 Hi-Z / Internal input fixed at 0 / Analog input enabled	SPL = 0 Hi-Z / Internal input fixed at 0 / Analog input enabled	SPL = 1 Hi-Z / Internal input fixed at "0" / Analog input enabled	- Hi-Z / Internal input fixed at 0 / Analog input enabled				
	Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected				
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled							
м	External interrupt enabled selected Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected				



Pin status type	Function	Power- on reset or low- voltage detectio n state	INITX input state	Device internal reset state	Runmode orTimer mode,SleepRTC mode, ormodeStop mode statestate		Deep stand or Deep st mod	Return from Deep standby mode state		
Pin sta	group	Power supply unstable	Power sup		Power supply stable	Power sup	Power supply stable		Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	ΙΝΙΤΧ	1		'X = 1	INITX = 1
	Analog input selected	- Hi-Z	- Hi-Z / Internal input fixed at 0 /Analog input	- Hi-Z / Internal input fixed at 0 /Analog input	- Hi-Z / Internal input fixed at 0 /Analog input	SPL = 0 Hi-Z / Internal input fixed at 0 / Analog input	SPL = 1 Hi-Z / Internal input fixed at 0 /Analog input	SPL = 0 Hi-Z / Internal input fixed at 0 / Analog input	SPL = 1 Hi-Z / Internal input fixed at 0 /Analog input	- Hi-Z / Internal input fixed at 0 / Analog input
N	Trace		enabled	enabled	enabled	enabled	enabled Trace	enabled	enabled	enabled
	selected Resource other than above selected GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	output Hi-Z / Internal input fixed at 0	GPIO selected Internal input fixed at 0	Hi-Z / Internal input fixed at 0	GPIO selected
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 /Analog input enabled	Hi-Z / Internal input fixed at 0 /Analog input enabled	Hi-Z / Internal input fixed at 0 /Analog input enabled	Hi-Z / Internal input fixed at 0 /Analog input enabled	Hi-Z / Internal input fixed at 0 /Analog input enabled	Hi-Z / Internal input fixed at 0 /Analog input enabled	Hi-Z / Internal input fixed at 0 /Analog input enabled	Hi-Z / Internal input fixed at 0 /Analog input enabled
	Trace selected						Trace output			
0	External interrupt enabled selected	-	Setting	Setting	Maintain	Maintain	Maintain previous state	GPIO selected	Hi-Z / Internal	GPIO
	Resource other than above selected		disabled	disabled	previous state		Hi-Z / Internal input fixed	Internal input fixed at 0 at 0	input fixed	selected
	GPIO selected						at 0			



Pin status type	Function	Power- on reset or low- voltage detectio n state	INITX input state	Device internal reset state	Run mode or Sleep mode state	RTC mode, or Stop mode state		Deep standby Rtc mode or Deep standby Stop mode state		Return from Deep standby mode state
in st	group	Power supply	Power sur	oply stable	Power	Power supply Power supply stable stable		Power supply stable		Power supply
д.		unstable	rower sup	pry stable						stable
		-	INITX = 0	INITX = 1	INITX = 1	ΙΝΙΤΣ	( = 1	ΙΝΙΤ	X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled	Hi-Z / Internal input fixed at 0 / Analog input enabled				
Ρ	WKUP enabled						Maintain previous	WKUP input enabled	Hi-Z / WKUP input enabled	
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	state	GPIO	Hi-Z /	GPIO selected
	Resource other than above selected GPIO selected				SIGLE	SIGLE	Hi-Z / Internal input fixed at 0	Internal input fixed at 0	Internal input fixed at 0	



Pin status type	Function	Power- on reset or low- voltage detectio n state	INITX input state	Device internal reset state	Run mode or Sleep mode state	Timer mode, Deep standby Rtc m RTC mode, or or Deep standby St Stop mode state mode state			andby Stop	Return from Deep standby mode state	
Pin sta	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	ply stable	Power su	pply stable	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	INIT	1		<sup>•</sup> X = 1	INITX = 1	
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-	
	CEC enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	
	WKUP enabled	Setting	Setting	Setting			Maintain	WKUP input enabled	Hi-Z / WKUP input enabled		
Q	External interrupt enabled selected	disabled	disabled	disabled	Mainta	Maintain previous	Maintain previous state	previous state	GPIO selected	Hi-Z /	GPIO selected
	Resource other than above selected GPIO selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled		Side	Hi-Z / Internal input fixed at 0	Internal input fixed at 0	Internal input fixed at 0		
	CEC enabled	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	Maintain previous state	
R	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Hi-Z /		
	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected Internal input fixed at 0	Internal input fixed at 0	GPIO selected	
	GPIO selected		enableu	enableu			at 0				



Pin status type	Function	Power- on reset or low- voltage detectio n state	INITX input state	Device internal reset state	Run mode or Sleep mode state	Timer mode, RTC mode, or Stop mode state		RTC mode, or		Deep standby Rtc mode or Deep standby Stop mode state		Return from Deep standby mode state
Pin sta	group	Power supply unstable	Power sup	oply stable	stable		Power su	Power supply stable				
		-	INITX = 0	INITX = 1	INITX = 1	ΙΝΙΤΧ	( = 1	INIT	X = 1	INITX = 1		
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-		
	WKUP enabled	Setting Setting disabled disabled	Setting Setting	Setting			Maintain	WKUP input enabled	Hi-Z / WKUP input enabled			
S	External interrupt enabled selected		disabled	Maintain previous	Maintain previous	previous state	GPIO	Hi-Z /	GPIO selected			
	Resource other than above selected	ce Hi-Z Hi-Z /		state	state	Hi-Z / Internal input fixed	selected Internal input fixed at 0	Internal input fixed at 0				
	GPIO selected		enabled	enabled			at 0					

[1]. Oscillation is stopped at Sub Timer mode, Low-speed CR Timer mode, RTC mode, Stop mode, Deep Standby RTC mode, and Deep Standby Stop mode.

[2]. Oscillation is stopped at Stop mode and Deep Standby Stop mode.



## **12. Electrical Characteristics**

#### 12.1 Absolute Maximum Ratings

Devenueter	Cumula al		Rating	Unit	Domorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage <sup>[1], [2]</sup>	V <sub>cc</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.6	V	
Analog power supply voltage <sup>[1], [3]</sup>	AV <sub>cc</sub>	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.6	V	
Analog reference voltage <sup>[1], [3]</sup>	AVRH	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 4.6	V	
	Vi	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5 (≤ 4.6 V)	V	
Input voltage <sup>[1]</sup>	VI	V <sub>SS</sub> - 0.5	V <sub>SS</sub> + 6.5	V	5 V tolerant
Analog pin input voltage <sup>[1]</sup>	VIA	V <sub>SS</sub> - 0.5	AV <sub>CC</sub> + 0.5 (≤ 4.6 V)	V	
Output voltage <sup>[1]</sup>	Vo	V <sub>SS</sub> - 0.5	V <sub>CC</sub> + 0.5 (≤ 4.6 V)	V	
L level maximum output current <sup>[4]</sup>	I <sub>OL</sub>	-	10	mA	
L level average output current <sup>[5]</sup>	I <sub>OLAV</sub>	-	4	mA	
L level total maximum output current	∑I <sub>OL</sub>	-	100	mA	
L level total average output current <sup>[6]</sup>	∑I <sub>OLAV</sub>	-	50	mA	
H level maximum output current <sup>[4]</sup>	I <sub>OH</sub>	-	- 10	mA	
H level average output current <sup>[5]</sup>	I <sub>OHAV</sub>	-	- 4	mA	
H level total maximum output current	∑I <sub>ОН</sub>	-	- 100	mA	
H level total average output current <sup>[6]</sup>	Σlohav	-	- 50	mA	
Power consumption	PD	-	300	mW	
Storage temperature	T <sub>STG</sub>	- 55	+ 150	°C	

[1]. These parameters are based on the condition that  $V_{\text{SS}}$  = AV\_{\text{SS}} = 0.0 V.

[2].  $V_{\text{CC}}$  must not drop below  $V_{\text{SS}}$  - 0.5 V.

[3]. Ensure that the voltage does not exceed  $V_{CC}$  + 0.5 V, for example, when the power is turned on.

[4]. The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

[5]. The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

[6]. The total average output current is defined as the average current value flowing through all of corresponding pins for a 100 ms.

#### WARNING:

Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings. Do not exceed any of these ratings.



### 12.2 Recommended Operating Conditions

 $(V_{SS} = AV_{SS} = 0.0V)$ 

Parameter	Symbol	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	Conditions	Min	Max	Unit		
Power supply voltage	V <sub>cc</sub>	-	1.65 <sup>[2]</sup>	3.6	V		
Analog power supply voltage	AV <sub>cc</sub>	-	1.65	3.6	V	$AV_{CC} = V_{CC}$	
	AVRH		2.7	AV <sub>cc</sub>	V	AV <sub>CC</sub> ≥ 2.7 V	
Analog reference voltage	АУКП	-	AV <sub>cc</sub>	AV <sub>cc</sub>	V	$AV_{CC}$ < 2.7 V	
Smoothing capacitor	Cs	-	1	10	μF	For built-in Regulator <sup>[1]</sup>	
Operating temperature	T <sub>A</sub>	-	- 40	+ 85	°C		

[1]. See C pin in Handling Devices for the connection of the smoothing capacitor.

[2]. In between less than the minimum power supply voltage and low voltage reset/interrupt detection voltage or more, instruction execution and low voltage detection function by built-in High-speed CR(including Main PLL is used) or built-in Low-speed CR is possible to operate only.

#### WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition.

Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure. No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.



#### 12.3 DC Characteristics

#### 12.3.1 Current rating

(V\_{CC} = AV\_{CC} = 1.65V to 3.6V, V\_{SS} = AV\_{SS} = 0V, T\_A = -40^{\circ}C to + 85°C)

Parameter	Symbol	Pin Conditions				lue	Unit	Remarks	
Parameter	Symbol	name		Conditions			Unit	Kennarko	
				CPU: 40 MHz, Peripheral: 40 MHz	17.5	23.7	mA	[1], [5]	
Power supply current		PLL Run mode	CPU: 40 MHz, Peripheral: the clock stops NOP operation	8	11	mA	[1], [5]		
		High-speed CR Run mode		1.9	3.1	mA	[1]		
		VCC	Sub Run mode	CPU/ Peripheral: 32 kHz	120	810	μA	[1], [6]	
			Low-speed CR Run mode	CPU/ Peripheral: 100 kHz	140	830	μA	[1]	
			PLL Sleep mode Peripheral: 40 MHz		11	15	mA	[1], [5]	
			High-speed CR Sleep mode Peripheral: 4 MHz <sup>[2]</sup>		0.82	1.7	mA	[1]	
	Iccs		Sub Sleep mode Peripheral: 32 kHz		105	800	μA	[1], [6]	
			Low-speed CR Sleep mode	Peripheral: 100 kHz	125	810	μA	[1]	

[1]. When all ports are fixed.

[2]. When setting it to 4 MHz by trimming.

[3]. T<sub>A</sub>=+25°C, V<sub>CC</sub>=3.6 V

[4]. T<sub>A</sub>=+85°C, V<sub>CC</sub>=3.6 V

[5]. When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

[6]. When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)





Devementer	Cumhal	Pin		Conditions	Va	lue	l Inclé	Domorko
Parameter	Symbol	name		Conditions	<b>Typ</b> <sup>[2]</sup>	Max <sup>[2]</sup>	Unit	Remarks
				T <sub>A</sub> = + 25°C,	2.0	2.7	mA	[1], [3]
			Main	When LVD is off	2.0	2.1	IIIA	
			Timer mode	T <sub>A</sub> = + 85°C,	_	3.2	mA	[1], [3]
	I <sub>CCT</sub>			When LVD is off		0.2		
-001			T <sub>A</sub> = + 25°C,	15	45	μA	[1], [4}	
			Sub	When LVD is off		-	F	
		Timer mode	$T_{A} = + 85^{\circ}C,$	-	440	μA	[1], [4}	
			When LVD is off			-		
				$T_A = + 25^{\circ}C,$	13	40	μA	[1], [4]
	I <sub>CCR</sub>		RTC mode	When LVD is off				
				$T_{A} = + 85^{\circ}C,$	-	380	μA	[1], [4]
				When LVD is off				
				$T_A = +25^{\circ}C,$	11	38	μA	[1]
	Іссн		Stop mode	When LVD is off $T_A = + 85^{\circ}C$ ,				
				$T_A = + 65 C$ , When LVD is off	-	370	μA	[1]
Power supply VCC			$T_A = + 25^{\circ}C,$					
			When LVD is off,	2.0	12	μA	[1], [4],[5]	
			When RAM is off	2.0	12	μ		
			$T_{A} = + 25^{\circ}C,$					
	VCC		When LVD is off,	9.2	25	μA	[1], [4],[5]	
current			Deep Standby RTC mode	When RAM is on	5.2	20	μ	
	I <sub>CCRD</sub>			$T_{A} = + 85^{\circ}C,$				
				When LVD is off,		125	μA	[1], [4],[5]
				When RAM is off		125	μΛ	
				$T_A = + 85^{\circ}C,$				
				When LVD is off,		195	μA	[1], [4],[5]
				When RAM is on			p. c	
		-		$T_{A} = + 25^{\circ}C,$				
				When LVD is off,	1.4	10	μA	[1], [5]
				When RAM is off				
				T <sub>A</sub> = + 25°C,				
			Deser	When LVD is off,	8.6	23	μA	[1], [5]
	Ι.		Deep	When RAM is on				
	ICCHD		Standby Stop mode	T <sub>A</sub> = + 85°C,				
			Stop mode	When LVD is off,		120	μA	[1], [5]
				When RAM is off				
				T <sub>A</sub> = + 85°C,	-			
				When LVD is off,		190	μA	[1], [5]
				When RAM is on				

[1]. When all ports are fixed.

[2].  $V_{CC}$ =3.6 V

[3]. When using the crystal oscillator of 4 MHz(Including the current consumption of the oscillation circuit)

[4]. When using the crystal oscillator of 32 kHz(Including the current consumption of the oscillation circuit)

[5]. RAM on/off setting is on-chip SRAM only.





#### 12.3.1.1 Low-Voltage Detection Current

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Deremeter	ameter Symbol Pin Conditions		Val	ue	l Init	Remarks		
Parameter	Symbol	name	Conditions	Тур	Max	Unit	Remarks	
Low-voltage detection circuit	lagua	VCC	At operation for reset $V_{CC} = 3.6 V$	0.13	0.3	μΑ	At not detect	
(LVD) power supply current	LVD) power	VCC	At operation for interrupt $V_{CC} = 3.6 V$	0.13	0.3	μA	At not detect	

#### 12.3.1.2 Flash Memory Current

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Farameter	Symbol	name		Тур	Max	Unit	Remarks	
Flash memory write/erase current	I <sub>CCFLASH</sub>	VCC	At Write/Erase	9.5	11.2	mA	[1]	

[1]. The current at which to write or erase Flash memory,  $I_{CCFLASH}$  is added to  $I_{CC}$ .

#### 12.3.1.3 A/D Converter Current

 $(V_{CC} = AV_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symphol	Pin	Conditions	V	alue	Unit	Remarks	
Parameter	Symbol	name	Conditions	Тур	Max	Unit	Remarks	
Power supply current	lasus	AVCC	At 1unit operation	0.27	0.42	mA		
			At stop	0.03	10	μA		
Reference power	ICCAVRH	AVRH	At 1unit operation AVRH=3.6 V	0.72	1.29	mA		
supply current			At stop	0.02	2.6	μA		



#### 12.3.2 Pin Characteristics

$(V_{CC} = AV_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$
--

Descurrentes	Sym	Din nomo	Ogenetitiene		Value		11	Demonto
Parameter	bol	Pin name	Conditions	Min	Тур	Max	Unit	Remarks
		CMOS	V <sub>CC</sub> ≥ 2.7 V	$V_{CC} \times 0.8$				
H level input Voltage	-	hysteresis input pin, MD0, MD1	V <sub>CC</sub> < 2.7 V	V <sub>cc</sub> × 0.7	-	V <sub>CC</sub> + 0.3	V	
(hysteresis input)		5V tolerant	V <sub>CC</sub> ≥ 2.7 V	V <sub>CC</sub> × 0.8				
	input pin	V <sub>CC</sub> < 2.7 V	V <sub>CC</sub> × 0.7		V <sub>SS</sub> + 5.5	V		
		CMOS	V <sub>CC</sub> ≥ 2.7 V			V <sub>CC</sub> × 0.2		
L level input Voltage (hysteresis input)	hysteresis input pin, MD0, MD1	V <sub>CC</sub> < 2.7 V	V <sub>SS</sub> - 0.3	-	V <sub>cc</sub> × 0.3	V		
	5 V tolerant	V <sub>CC</sub> ≥ 2.7 V			V <sub>CC</sub> × 0.2			
	input pin	V <sub>CC</sub> < 2.7 V	V <sub>SS</sub> - 0.3	-	V <sub>cc</sub> × 0.3	V		
H level output voltage	4m4 tupo	$V_{CC} \ge 2.7 \text{ V}, I_{OH} = -4 \text{ mA}$	V <sub>CC</sub> - 0.5		V <sub>cc</sub>	v		
	4mA type	$V_{CC}$ < 2.7 V, $I_{OH}$ = - 2 mA	V <sub>cc</sub> - 0.45	-	VCC			
L level	N		$V_{CC} \ge 2.7 \text{ V}, \text{ I}_{OL} = 4 \text{ mA}$			0.4		
output voltage	V <sub>OL</sub>	4mA type	$V_{CC}$ < 2.7 V, $I_{OL}$ = 2 mA	V <sub>ss</sub>	-	0.4	V	
		-	-	- 5	-	+ 5	μA	
Input leak current	IIL	CEC0_0, CEC0_1, CEC1_0, CEC1_1	$V_{CC} = AV_{CC} = AVRH =$ $V_{SS} = AV_{SS} = 0.0 V$	-	-	+1.8	μA	
Pull-up resistor			$V_{CC} \ge 2.7 V$	21	33	66		
value	R <sub>PU</sub>	Pull-up pin	V <sub>CC</sub> < 2.7 V	-	-	134	kΩ	
Input capacitance	C <sub>IN</sub>	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



### **12.4 AC Characteristics**


#### 12.4.1 Main Clock Input Characteristics

(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = - 40^{\circ}C to + 85°C)

Deremeter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks	
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks	
			$V_{CC} \ge 2.7V$	4	48	MHz	When crystal oscillator is	
Input frequency	f <sub>сн</sub>		$V_{CC} < 2.7 V$	4	20	IVITIZ	connected	
	ICH		-	4	48	MHz	When using external clock	
Input clock cycle	t <sub>CYLH</sub>	X0, X1	-	20.83	250	ns	When using external clock	
Input clock pulse width	-		PWH/tCYLH, PWL/tCYLH	45	55	%	When using external clock	
Input clock rising time and falling time	t <sub>CF,</sub> t <sub>CR</sub>		-	-	5	ns	When using external clock	
	f <sub>CM</sub>	-	-	-	40	MHz	Master clock	
latence lances the s	f <sub>cc</sub>	-	-	-	40	MHz	Base clock (HCLK/FCLK)	
Internal operating clock <sup>[1]</sup> frequency	f <sub>CP0</sub>	-	-	-	40	MHz	APB0 bus clock <sup>[2]</sup>	
look nequency	f <sub>CP1</sub>	-	-	-	40	MHz	APB1 bus clock <sup>[2]</sup>	
	f <sub>CP2</sub>	-	-	-	40	MHz	APB2 bus clock <sup>[2]</sup>	
	t <sub>cycc</sub>	-	-	25	-	ns	Base clock (HCLK/FCLK)	
Internal operating	t <sub>CYCP0</sub>	-	-	25	-	ns	APB0 bus clock <sup>[2]</sup>	
clock <sup>[1]</sup> cycle time	t <sub>CYCP1</sub>	-	-	25	-	ns	APB1 bus clock <sup>[2]</sup>	
	t <sub>CYCP2</sub>	-	-	25	-	ns	APB2 bus clock <sup>[2]</sup>	

[1]. For more information about each internal operating clock, see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

[2]. For about each APB bus which each peripheral is connected to, see Block Diagram in this data sheet.






#### 12.4.2 Sub Clock Input Characteristics

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter		name	Conditions	Min	Тур	Max	Onit	Reillarks	
Input frequency	ut frequency f <sub>CL</sub>		-	-	32.768	-	kHz	When crystal oscillator is connected <sup>[1]</sup>	
input nequency		X0A, X1A	-	32	-	100	kHz	When using external clock	
Input clock cycle	t <sub>CYLL</sub>		-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		PWH/tCYLL, PWL/tCYLL	45	-	55	%	When using external clock	

[1]. For more information about crystal oscillator, see Sub Crystal Oscillator in Handling Devices.





#### 12.4.3 Built-in CR Oscillation Characteristics

12.4.3.1 Built-in High-speed CR

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbo	Conditions		Value		Unit	Remarks	
Falameter	I	Conditions	Min	Тур	Max	Unit	Kemarka	
Clock frequency		$T_A = +25^{\circ}C, V_{CC} \ge 2.7V$ 3.94 4 4.06						
		$T_{A} = -20^{\circ}C \text{ to } + 85^{\circ}C,$ $V_{CC} \ge 2.7V$	3.92	4	4.08			
	f <sub>скн</sub>	$T_{A} = -40^{\circ}C \text{ to } +85^{\circ}C,$ $V_{CC} \ge 2.7V$	3.88	4	4.12	MHz	When trimming <sup>[1]</sup>	
		$T_A = + 25^{\circ}C, V_{CC} < 2.7V$	3.9	4	4.1			
		$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$ $V_{CC} < 2.7V$	3.66	4	4.20			
		$T_A = -40^{\circ}C \text{ to } + 85^{\circ}C$	2.8	4	5.2		When not trimming	
Frequency stabilization time	t <sub>CRWT</sub>	-	-	-	30	μs	[2]	

[1]. In the case of using the values in CR trimming area of Flash memory at shipment for frequency/temperature trimming.

[2]. This is the time to stabilize the frequency of High-speed CR clock after setting trimming value. This period is able to use High-speed CR clock as source clock.

#### 12.4.3.2 Built-in Low-speed CR

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Conditions		Value		Unit	Remarks
	Symbol		Min	Тур	Max	Unit	Reindiks
Clock frequency	f <sub>CRL</sub>	-	50	100	150	kHz	



#### 12.4.4 Operating Conditions of Main PLL

12.4.4.1 Operating Conditions of Main PLL (In the case of using main clock for input of Main PLL) ( $V_{CC} = 1.65V$  to 3.6V,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}$ C to  $+85^{\circ}$ C)

Parameter	Symbol -		Value		Unit	Remarks
Farameter		Min	Тур	Max	Unit	Reillariks
PLL oscillation stabilization wait time <sup>[1]</sup>	t	100	_	_	μs	
(LOCK UP time)	t <sub>LOCK</sub>	100			μο	
PLL input clock frequency	f <sub>PLLI</sub>	4	-	16	MHz	
PLL multiplication rate	-	5	-	37	multiplier	
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	75	-	150	MHz	
Main PLL clock frequency <sup>[2]</sup>	f <sub>clkpll</sub>	-	-	40	MHz	

[1]. Time from when the PLL starts operating until the oscillation stabilizes.

[2]. For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

12.4.4.2 Operating Conditions of Main PLL (In the case of using the built-in High-speed CR for input clock of Main PLL) ( $V_{CC} = 1.65V$  to 3.6V,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )


Parameter	Symbol	Value			Unit	Remarks
Farameter		Min	Тур	Max	Unit	Itemarks
PLL oscillation stabilization wait time <sup>[1]</sup> (LOCK UP time)	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	f <sub>PLLI</sub>	3.8	4	4.2	MHz	
PLL multiplication rate	-	19	-	35	multiplier	
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	72	-	150	MHz	
Main PLL clock frequency <sup>[2]</sup>	f <sub>CLKPLL</sub>	-	-	40	MHz	

[1]. Time from when the PLL starts operating until the oscillation stabilizes.

[2]. For more information about Main PLL clock (CLKPLL), see Chapter 2-1: Clock in FM3 Family Peripheral Manual.

#### Note:

- Make sure to input to the Main PLL source clock, the High-speed CR clock (CLKHC) that the frequency has been trimmed.
- When setting PLL multiple rate, please take the accuracy of the built-in High-speed CR clock into account and prevent the master clock from exceeding the maximum frequency.





#### 12.4.5 Reset Input Characteristics

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	Value		Unit	Remarks
Parameter	name	name	Conditions	Min	Max	Unit	Remarks
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

#### 12.4.6 Power-on Reset Timing

 $(Vss = 0V, T_A = -40^{\circ}C to + 85^{\circ}C)$ 


Parameter	Symbol	Pin name	Conditions	Value			Unit	Remarks
r al ameter	Symbol	Finitianie	Conditions	Min	Тур	Max	Onic	Remarks
Power supply shut down time	toff		-	1	-	-	ms	*1
Power ramp rate	dV/dt	VCC	Vcc:0.2V to 2.70V	0.9	-	1000	mV/us	*2
Time until releasing Power-on reset	<b>t</b> PRT		-	0.446	-	0.744	ms	

\*1: V<sub>CC</sub> must be held below 0.2V for minimum period of tOFF. Improper initialization may occur if this condition is not met.

\*2: This dV/dt characteristic is applied at the power-on of cold start (toff>1ms).

#### Note:





Glossary

VDH: detection voltage of Low Voltage detection reset. See "12.6 Low-Voltage Detection Characteristics"



#### 12.4.7 External Bus Timing


12.4.7.1 External bus clock output characteristics

(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = -40^{\circ}C to + 85°C)

Parameter	Symbol	Pin name	Conditions	Va	Unit	
	Symbol	Fin name	Conditions	Min	Max	Onit
Output fraguanau		MCLKOUT <sup>[1]</sup>	$V_{CC} \ge 2.7 V$	-	40	MHz
Output frequency	t <sub>CYCLE</sub>	WICEROUT	$V_{CC}$ < 2.7 V	-	20	MHz


The external bus clock (MCLKOUT) is a divided clock of HCLK. For more information about setting of clock divider, see Chapter 12: External Bus Interface in FM3 Family Peripheral Manual..

When external bus clock is not output, this characteristic does not give any effect on external bus operation.



12.4.7.2 External bus signal input/output characteristics ( $V_{CC} = 1.65V$  to 3.6V,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	VIH		0.8 × V <sub>CC</sub>	V	
	VIL		0.2 × V <sub>CC</sub>	V	
Signal output characteristics	V <sub>OH</sub>	-	$0.8 \times V_{CC}$	V	
	V <sub>OL</sub>		$0.2 \times V_{CC}$	V	





# 12.4.7.3 Separate Bus Access Asynchronous SRAM Mode

(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = -40^{\circ}C to + 85°C)


Deveneter	Cumhal	Din nomo	Conditions	Va	lue	11	
Parameter	Symbol	Pin name	Conditions	Min	Мах	Unit	
MOEX Min pulse width	<b>t</b>	MOEX	V <sub>CC</sub> ≥ 2.7 V	MCLK×n-3	_	200	
	t <sub>OEW</sub>	WOLX	$V_{CC}$ < 2.7 V	MOERXII-5	_	ns	
$MCSX \downarrow \to Address \text{ output}$	+	MCSX[7:0],	$V_{CC} \ge 2.7 \text{ V}$	-9	+9	ns	
delay time	t <sub>CSL – AV</sub>	MAD[24:0]	$V_{CC}$ < 2.7 V	-12	+12	115	
		MOEX,	V <sub>CC</sub> ≥ 2.7 V		MCLK×m+9		
$MOEX \uparrow \to Address \text{ hold time}$	t <sub>oeh - ax</sub>	MAD[24:0]	V <sub>CC</sub> < 2.7 V	0	MCLK×m+12	ns	
$MCSX \downarrow \to MOEX \downarrow delay$			V <sub>CC</sub> ≥ 2.7 V	MCLK×m-9	MCLK×m+9		
time	t <sub>CSL - OEL</sub>	MOEX,	V <sub>CC</sub> < 2.7 V	MCLK×m-12	MCLK×m+12	ns	
		MCSX[7:0]	V <sub>CC</sub> ≥ 2.7 V	_	MCLK×m+9		
$MOEX \uparrow \to MCSX \uparrow time$	t <sub>оен - сsн</sub>		$V_{CC}$ < 2.7 V	0	MCLK×m+12	ns	
$MCSX \downarrow \to MDQM \downarrow delay$		MCSX,	V <sub>CC</sub> ≥ 2.7 V	MCLK×m-9	MCLK×m+9		
time	t <sub>CSL</sub> - RDQML	MDQM[1:0]	V <sub>CC</sub> < 2.7 V	MCLK×m-12	MCLK×m+12	ns	
		MOEX,	V <sub>CC</sub> ≥ 2.7 V	20	-		
Data set up → MOEX ↑ time	t <sub>DS - OE</sub>	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	38	-	ns	
MOEX ↑ →Data hold time	t	toH-OF MOEX, V <sub>CC</sub> ≥ 2.7 V 0		0	_	ns	
	t <sub>DH - OE</sub>	MADATA[15:0]	$V_{CC}$ < 2.7 V	0		115	
MWEX Min pulse width	t)	t <sub>WEW</sub>	MWEX	$V_{CC} \ge 2.7 V$	MCLK×n-3	-	ns
	WVEW		$V_{CC}$ < 2.7 V			110	
$MWEX \uparrow \to Address \text{ output}$	turne av	MWEX,	$V_{CC} \ge 2.7 V$	0	MCLK×m+9	ns	
delay time	t <sub>WEH - AX</sub>	MAD[24:0]	$V_{CC}$ < 2.7 V	Ū	MCLK×m+12	113	
$MCSX \downarrow \to MWEX \downarrow delay$	+		$V_{CC} \ge 2.7 V$	MCLK×n-9	MCLK×n+9	20	
time	t <sub>CSL</sub> - WEL	MWEX,	$V_{CC}$ < 2.7 V	MCLK×n-12	MCLK×n+12	ns	
$MWEX \uparrow \to MCSX \uparrow delay$		MCSX[7:0]	V <sub>CC</sub> ≥ 2.7 V	0	MCLK×m+9		
time	t <sub>WEH - CSH</sub>		V <sub>CC</sub> < 2.7 V	0	MCLK×m+12	ns	
$MCSX \downarrow \to MDQM \downarrow delay$		MCSX,	V <sub>CC</sub> ≥ 2.7 V	MCLK×n-9	MCLK×n+9		
time	t <sub>CSL-WDQML</sub>	MDQM[1:0]	V <sub>CC</sub> < 2.7 V	MCLK×n-12	MCLK×n+12	ns	
		MCSX,	V <sub>CC</sub> ≥ 2.7 V	MCLK-9	MCLK+9		
MCSX ↓→ Data output time	t <sub>CSL-DV</sub>	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	MCLK-12	MCLK+12	ns	
$MWEX \uparrow \to$		MWEX,	V <sub>CC</sub> ≥ 2.7 V	_	MCLK×m+9		
Data hold time	t <sub>WEH - DX</sub>	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	0	MCLK×m+12	ns	

#### Note:

When the external load capacitance  $C_L = 30 \text{ pF}$  (m = 0 to 15, n = 1 to 16).









## 12.4.7.4 Separate Bus Access Synchronous SRAM Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 


<b>D</b>		5.		Va	lue		
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
		MCLK,	V <sub>CC</sub> ≥ 2.7 V		9		
Address delay time	t <sub>AV</sub>	MAD[24:0]	$V_{CC}$ < 2.7 V	1	12	ns	
			V <sub>CC</sub> ≥ 2.7 V		9		
MOOY	t <sub>CSL</sub>	MCLK,	$V_{CC}$ < 2.7 V	1	12	- ns	
MCSX delay time		MCSX[7:0]	V <sub>CC</sub> ≥ 2.7 V		9		
	t <sub>CSH</sub>		$V_{CC}$ < 2.7 V	1	12	ns	
			V <sub>CC</sub> ≥ 2.7 V		9		
	t <sub>REL</sub>	MCLK,	$V_{CC}$ < 2.7 V	1	12	ns	
MOEX delay time	MOEX		V <sub>CC</sub> ≥ 2.7 V	4	9		
	t <sub>REH</sub>		V <sub>CC</sub> < 2.7 V	1	12	ns	
Dele estar MOLK Aties		MCLK,	V <sub>CC</sub> ≥ 2.7 V	19			
Data set up →MCLK ↑ time	t <sub>DS</sub>	MADATA[15:0]	$V_{CC}$ < 2.7 V	37	-	ns	
	t <sub>DH</sub>	MCLK, MADATA[15:0]	V <sub>CC</sub> ≥ 2.7 V	0			
$MCLK \uparrow \to Data \text{ hold time}$			$V_{CC}$ < 2.7 V	0	-	ns	
			V <sub>CC</sub> ≥ 2.7 V	4	9	200	
	t <sub>WEL</sub>	MCLK,	V <sub>CC</sub> < 2.7 V	1	12	ns	
MWEX delay time		MWEX	V <sub>CC</sub> ≥ 2.7 V		9		
	t <sub>WEH</sub>		V <sub>CC</sub> < 2.7 V	1	12	ns	
			V <sub>CC</sub> ≥ 2.7 V		9		
	t <sub>DQML</sub>	MCLK,	$V_{CC}$ < 2.7 V	1	12	- ns	
MDQM[1:0] delay time		MDQM[1:0]	V <sub>CC</sub> ≥ 2.7 V		9		
	t <sub>DQMH</sub>		$V_{CC}$ < 2.7 V	1	12	ns	
		MCLK,	V <sub>CC</sub> ≥ 2.7 V	MOLICA	MCLK+18		
$MCLK \uparrow \rightarrow Data output time$	t <sub>ODS</sub>	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	MCLK+1	MCLK+24	ns	
MCIKA Doto hold time	+	MCLK,	V <sub>CC</sub> ≥ 2.7 V	4	18	— ns	
$MCLK \uparrow \to Data \text{ hold time}$	t <sub>OD</sub>	MADATA[15:0]	$V_{CC}$ < 2.7 V	1	24		

Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$ .










## 12.4.7.5 Multiplexed Bus Access Asynchronous SRAM Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	0. militad	Pin name	Conditions	Va	Unit		
	Symbol		Conditions	Min	Max	onit	
Multiplexed address		V <sub>CC</sub> ≥ 2.7 V	0	+10			
delay time	τ <sub>ALE-CHMADV</sub>	MALE, MADATA[15:0]	V <sub>CC</sub> < 2.7 V	0	+20	ns	
Multiplexed address			V <sub>CC</sub> ≥ 2.7 V	MCLK×n+0	MCLK×n+10		
hold time	<sup>L</sup> CHMADH		V <sub>CC</sub> < 2.7 V	MCLK×n+0	MCLK×n+20	ns	

#### Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$  (m = 0 to 15, n = 1 to 16).






# 12.4.7.6 Multiplexed Bus Access Synchronous SRAM Mode

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Neillai KS
	t <sub>CHAL</sub>		V <sub>CC</sub> ≥ 2.7 V	1	9	ns	
MALE delay time			$V_{CC}$ < 2.7 V	I	12	ns	
	t <sub>CHAH</sub>	MCLK, ALE	V <sub>CC</sub> ≥ 2.7 V	1	9	ns	
			$V_{CC}$ < 2.7 V	'	12	ns	
$MCLK \uparrow \to Multiplexed \ Address$			V <sub>CC</sub> ≥ 2.7 V	4		20	
delay time	t <sub>CHMADV</sub>		V <sub>CC</sub> < 2.7 V	1	t <sub>OD</sub>	ns	
$\label{eq:MCLK} MCLK \uparrow \to Multiplexed \ Data \ output$ time		MCLK, MADATA[15:0]	V <sub>CC</sub> ≥ 2.7 V	1		20	
	t <sub>CHMADX</sub>		V <sub>CC</sub> < 2.7 V	1	t <sub>OD</sub>	ns	

#### Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$ .





#### 12.4.7.7 NAND Flash Memory Mode

(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = -40^{\circ}C to + 85°C)


Devementer	Cumhal	Pin name	Conditions	Va	alue	Unit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
		MNREX	V <sub>CC</sub> ≥ 2.7 V	MCLKxn-3			
MNREX Min pulse width	t <sub>NREW</sub>	MINREX	V <sub>CC</sub> < 2.7 V	MULKXN-3	-	ns	
		MNREX,	V <sub>CC</sub> ≥ 2.7 V	20	-		
Data setup → MNREX↑time	t <sub>DS – NRE</sub>	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	38	-	ns	
		MNREX,	V <sub>CC</sub> ≥ 2.7 V				
MNREX↑→ Data hold time	t <sub>DH – NRE</sub>	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	0	-	ns	
		MNALE, V		MCLK×m-9	MCLK×m+9		
MNALE↑→MNWEX delay time	t <sub>ALEH - NWEL</sub>	MNWEX	V <sub>CC</sub> < 2.7 V	MCLK×m-12	MCLK×m+12	ns	
	t <sub>ALEL - NWEL</sub>	MNALE,	V <sub>CC</sub> ≥ 2.7 V	MCLK×m-9	MCLK×m+9		
MNALE↓→MNWEX delay time		MNWEX	V <sub>CC</sub> < 2.7 V	MCLK×m-12	MCLK×m+12	- ns	
		MNCLE,		MCLK×m-9	MCLK×m+9		
MNCLE↑→MNWEX delay time	t <sub>CLEH</sub> - NWEL	MNWEX	V <sub>CC</sub> < 2.7 V	MCLK×m-12	MCLK×m+12	ns	
		MNCLE,	V <sub>CC</sub> ≥ 2.7 V	0	MCLK×m+9		
MNWEX↑→MNCLE delay time	t <sub>NWEH</sub> - CLEL	MNWEX	V <sub>CC</sub> < 2.7 V	0	MCLK×m+12	ns	
			V <sub>CC</sub> ≥ 2.7 V	MCLK×n-3			
MNWEX Min pulse width	t <sub>NWEW</sub>	MNWEX	V <sub>CC</sub> < 2.7 V	MULKXN-3	-	ns	
		MNWEX,	V <sub>CC</sub> ≥ 2.7 V	- 9	+ 9		
MNWEX↓→Data output time	t <sub>NWEL –</sub> DV	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	-12	+12	ns	
		MNWEX,	V <sub>CC</sub> ≥ 2.7 V		MCLK×m+9		
MNWEX∱→Data hold time	t <sub>NWEH-DX</sub>	MADATA[15:0]	V <sub>CC</sub> < 2.7 V	0	MCLK×m+12	ns	

Note:


- When the external load capacitance  $C_L = 30 \text{ pF}$  (m=0 to 15, n=1 to 16).







#### Figure 2. NAND Flash Memory Address Write










Figure 3. NAND Flash Memory Command Write




#### 12.4.7.8 External Ready Input Timing


 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Din nome	Conditions -	Va	lue	Unit	Remarks
	Symbol P	Pin name		Min	Max	Unit	Remarks
MCLK ↑ MRDY input	t <sub>RDYI</sub>	MCLK,	V <sub>CC</sub> ≥ 2.7 V	19		20	
setup time		MRDY	$V_{CC}$ < 2.7 V	37	-	ns	

#### When RDY is input



#### When RDY is released






### 12.4.8 Base Timer Input Timing

12.4.8.1 Timer input timing ( $V_{CC} = 1.65V$  to 3.6V,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ )


Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max	Unit	Remarks
Input pulse width	t <sub>tiwh</sub> , t <sub>tiwL</sub>	TIOAn/TIOBn (when using as ECK, TIN)	-	2t <sub>CYCP</sub>	-	ns	



### 12.4.8.2 Trigger input timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
				Min	Max	Unit	Remarks
Input pulse width	t <sub>тrgн</sub> , t <sub>тrgl</sub>	TIOAn/TIOBn (when using as TGIN)	-	2t <sub>CYCP</sub>	-	ns	



Note:

\_

tCYCP indicates the APB bus clock cycle time.

About the APB bus number which the Base Timer is connected to, see Block Diagram in this data sheet.



### 12.4.9 CSIO/UART Timing

12.4.9.1 CSIO (SPI = 0, SCINV = 0) ( $V_{CC} = 1.65V$  to 3.6V,  $V_{SS} = 0V$ ,  $T_A = -40^{\circ}C$  to + 85°C)

Parameter	Symbol	Pin Conditions		V <sub>cc</sub> < 2	2.7 V	V <sub>cc</sub> ≥ 2	Unit	
		name		Min	Max	Min	Max	-
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \uparrow setup \ time$	t <sub>i∨sHi</sub>	SCKx, SINx	Master mode	50	-	30	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	t <sub>shixi</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
$SCK \downarrow \to SOT \text{ delay time}$	t <sub>SLOVE</sub>	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \uparrow setup \ time$	t <sub>IVSHE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to clock synchronous mode.


 t<sub>CYCP</sub> indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.

These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.

- When the external load capacitance  $C_L = 30 \text{ pF}$ .











### 12.4.9.2 CSIO (SPI = 0, SCINV = 1)

(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = - 40^{\circ}C to + 85°C)

Parameter	Symbol	Pin	Conditions	Vcc < 2	.7 V	V <sub>cc</sub> ≥2	2.7 V	Unit
		name		Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	t <sub>shovi</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup \ time$	t <sub>IVSLI</sub>	SCKx, SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	t <sub>shove</sub>	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \downarrow setup \ time$	t <sub>IVSLE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns


Notes:


- The above characteristics apply to clock synchronous mode.

 t<sub>CYCP</sub> indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.

- These characteristics only guarantee the same relocate port number.
   For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 30 \text{ pF}$ .











### 12.4.9.3 CSIO (SPI = 1, SCINV = 0)

(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = - 40^{\circ}C to + 85°C)

Parameter	Symbol	Pin	Conditions	Vcc < 2	.7 V	V <sub>cc</sub> ≥ 2.7	v	Unit
		name		Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>scyc</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	t <sub>shovi</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
$SIN \to SCK \downarrow setup time$	t <sub>IVSLI</sub>	SCKx, SINx	Master mode	50	-	30	-	ns
$SCK \downarrow \to SIN \text{ hold time}$	t <sub>SLIXI</sub>	SCKx, SINx		0	-	0	-	ns
$SOT \to SCK \downarrow delay \ time$	t <sub>SOVLI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
$SCK \uparrow \to SOT \text{ delay time}$	t <sub>shove</sub>	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \downarrow setup time$	t <sub>IVSLE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns
SCK $\downarrow \rightarrow$ SIN hold time	t <sub>SLIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns

Notes:


- The above characteristics apply to clock synchronous mode.


 t<sub>CYCP</sub> indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.

These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.

- When the external load capacitance  $C_L = 30 \text{ pF}$ .











### 12.4.9.4 CSIO (SPI = 1, SCINV = 1)

(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = - 40^{\circ}C to + 85°C)

Parameter	Symbol	Pin	Conditions	Vcc < 2.7	V	V <sub>cc</sub> ≥ 2.	7 V	Unit
		name		Min	Max	Min	Max	
Baud rate	-	-	-	-	8	-	8	Mbps
Serial clock cycle time	t <sub>scyc</sub>	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVI</sub>	SCKx, SOTx		- 30	+ 30	- 20	+ 20	ns
SIN $\rightarrow$ SCK $\uparrow$ setup time	t <sub>ivshi</sub>	SCKx, SINx	Master mode	50	-	30	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t <sub>SHIXI</sub>	SCKx, SINx		0	-	0	-	ns
$SOT \to SCK \uparrow delay \ time$	t <sub>SOVHI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns
Serial clock L pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock H pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVE</sub>	SCKx, SOTx		-	50	-	30	ns
$SIN \to SCK \uparrow setup \ time$	t <sub>IVSHE</sub>	SCKx, SINx	Slave mode	10	-	10	-	ns
$SCK \uparrow \to SIN \text{ hold time}$	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	ns
SCK falling time	t <sub>F</sub>	SCKx		-	5	-	5	ns
SCK rising time	t <sub>R</sub>	SCKx		-	5	-	5	ns

Notes:

- The above characteristics apply to clock synchronous mode.


 t<sub>CYCP</sub> indicates the APB bus clock cycle time. About the APB bus number which Multi-function Serial is connected to, see Block Diagram in this data sheet.


These characteristics only guarantee the same relocate port number.
 For example, the combination of SCKx\_0 and SOTx\_1 is not guaranteed.

- When the external load capacitance  $C_L = 30 \text{ pF}$ .










12.4.9.5 UART external clock input (EXT = 1) (Vcc = 1.65V to 3.6V, Vss = 0V, T<sub>A</sub> =  $-40^{\circ}C$  to  $+85^{\circ}C$ )

Parameter	Symbol	Conditions	Va	Unit	Remarks	
Farameter	Symbol	Conditions	Min	Мах	Onit	Reinarks
Serial clock L pulse width	t <sub>SLSH</sub>		t <sub>CYCP</sub> + 10	-	ns	
Serial clock H pulse width	t <sub>SHSL</sub>	C 20 pF	t <sub>CYCP</sub> + 10	-	ns	
SCK falling time	t <sub>F</sub>	C∟ = 30 pF	-	5	ns	
SCK rising time	t <sub>R</sub>		-	5	ns	







### 12.4.10 External Input Timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

			Condition	Value			
Parameter	Symbol	Pin name	s	Min	Ma x	Unit	Remarks
		ADTG					A/D converter trigger input
		FRCKx - 2t <sub>CYCP</sub> <sup>[1]</sup> -	-	ns	Free-run timer input clock		
	t <sub>INH,</sub>	ICxx					Input capture
Input pulse width	t <sub>INL</sub>	DTIxX					Waveform generator
		INTxx, NMIX	INTxx, NMIX		ns	External interrupt,	
			[3]	500	-	ns	NMI
		WKUPx	[4]	600	-	ns	Deep Standby wake up


[1].  $t_{\mbox{\scriptsize CYCP}}$  indicates the APB bus clock cycle time.

About the APB bus number which the Multi-function Timer is connected to, see Block Diagram in this data sheet.

[2]. When in Run mode, in Sleep mode.

[3]. When in Stop mode, in Timer mode.

[4]. When in Deep Standby RTC mode, in Deep Standby Stop mode.







### 12.4.11 Quadrature Position/Revolution Counter timing


(V\_{CC} = 1.65V to 3.6V, V\_{SS} = 0V, T\_A = - 40^{\circ}C to + 85°C)


Deremeter	Gumbal	Conditions	Va	lue	Unit
Parameter	Symbol	Conditions	Min	Max	Unit
AIN pin H width	t <sub>AHL</sub>	-			
AIN pin L width	t <sub>ALL</sub>	-			
BIN pin H width	t <sub>BHL</sub>	-			
BIN pin L width	t <sub>BLL</sub>	-			
BIN rising time from AIN pin H level	t <sub>AUBU</sub>	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin H level	t <sub>BUAD</sub>	PC_Mode2 or PC_Mode3			
BIN falling time from AIN pin L level	t <sub>ADBD</sub>	PC_Mode2 or PC_Mode3			
AIN rising time from	t <sub>BDAU</sub>	PC_Mode2 or PC_Mode3			
AIN rising time from BIN pin H level	t <sub>BUAU</sub>	PC_Mode2 or PC_Mode3	2t <sub>CYCP</sub> <sup>[1]</sup>	-	ns
BIN falling time from AIN pin H level	t <sub>AUBD</sub>	PC_Mode2 or PC_Mode3			
AIN falling time from BIN pin L level	t <sub>BDAD</sub>	PC_Mode2 or PC_Mode3			
BIN rising time from AIN pin L level	t <sub>ADBU</sub>	PC_Mode2 or PC_Mode3			
ZIN pin H width	t <sub>ZHL</sub>	QCR:CGSC=0			
ZIN pin L width	t <sub>ZLL</sub>	QCR:CGSC=0	]		
AIN/BIN rising and falling time from determined ZIN level	t <sub>ZABE</sub>	QCR:CGSC=1			
Determined ZIN level from AIN/BIN rising and falling time	t <sub>ABEZ</sub>	QCR:CGSC=1			

[1]. t<sub>CYCP</sub> indicates the APB bus clock cycle time. About the APB bus number which the Quadrature Position/Revolution Counter is connected to, see Block Diagram in this data sheet.



















### 12.4.12 PC Timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 


Parameter	Symbol	Conditions	Standar	d-mode	Fast-m	ode	l Init	Bamarka
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit	Remarks
SCL clock frequency	f <sub>SCL</sub>		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	t <sub>HDSTA</sub>		4.0	-	0.6	-	μs	
SCL clock L width	t <sub>LOW</sub>		4.7	-	1.3	-	μs	
SCL clock H width	t <sub>HIGH</sub>		4.0	-	0.6	-	μs	
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA $\downarrow$	t <sub>susta</sub>	0 20 - 5	4.7	-	0.6	-	μs	
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t <sub>HDDAT</sub>	$C_{L} = 30 \text{ pF},$ $R = (V_{P}/I_{OL})^{[1]}$	0	3.45 <sup>[2]</sup>	0	0.9 <sup>[3]</sup>	μs	
Data setup time $SDA\downarrow\uparrow\toSCL\uparrow$	t <sub>SUDAT</sub>	( ( ) pholy	250	-	100	-	ns	
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	t <sub>susto</sub>		4.0	-	0.6	-	μs	
Bus free time between STOP condition and START condition	t <sub>BUF</sub>		4.7	-	1.3	-	μs	
Noise filter	t <sub>SP</sub>	-	2 t <sub>CYCP</sub> <sup>[4]</sup>	-	2 t <sub>CYCP</sub> <sup>[4]</sup>	-	ns	

[1]. R and  $C_L$  represent the pull-up resistor and load capacitance of the SCL and SDA lines, respectively.  $V_P$  indicates the power supply voltage of the pull-up resistor and  $I_{OL}$  indicates  $V_{OL}$  guaranteed current.

[2]. The maximum  $t_{HDDAT}$  must satisfy that it does not extend at least L period ( $t_{LOW}$ ) of device's SCL signal.

[3]. A Fast-mode I<sup>2</sup>C bus device can be used on a Standard-mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of  $t_{SUDAT} \ge 250$  ns. [4].  $t_{CYCP}$  is the APB bus clock cycle time. About the APB bus number that I<sup>2</sup>C is connected to, see Block Diagram in this data sheet.

To use Standard-mode, set the APB bus clock at 2 MHz or more. To use Fast-mode, set the APB bus clock at 8 MHz or more.








### 12.4.13 ETM Timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Baramatar	Symbol	Din nome	Conditions	Valı	le	Unit	Domorko	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks	
Data hold		TRACECLK,	V <sub>CC</sub> ≥ 2.7V	2	11	20		
Data hold	t <sub>ETMH</sub>	TRACED[3:0]	$V_{CC} < 2.7V$	2	15	ns		
TRACECLK frequency	1/+		V <sub>CC</sub> ≥ 2.7V	-	40	MHz		
TRACECER nequency	1/ t <sub>TRACE</sub>	17 TTRACE	TRACECLK	V <sub>CC</sub> < 2.7V	-	20	MHz	
		TRACECLK	V <sub>CC</sub> ≥ 2.7V	25	-	ns		
TRACECLK clock cycle	t <sub>TRACE</sub>		V <sub>CC</sub> < 2.7V	50	-	ns		

### Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$ .








### 12.4.14 JTAG Timing

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}\text{C to } + 85^{\circ}\text{C})$ 

Parameter	Symbol	Pin name	Conditions	Valu	le	Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
TMS, TDI setup time	+	ТСК,	V <sub>CC</sub> ≥ 2.7V	15	_	20	
This, This setup time	t <sub>JTAGS</sub>	TMS, TDI	$V_{CC} < 2.7V$	15	-	ns	
TMS, TDI hold time	+	ТСК,	V <sub>CC</sub> ≥ 2.7V	15	_	20	
TMS, TDI HOId time	t <sub>JTAGH</sub>	TMS, TDI	$V_{CC} < 2.7V$	15	-	ns	
TDO dolou time		ТСК,	V <sub>CC</sub> ≥ 2.7V	-	25	20	
TDO delay time	t <sub>JTAGD</sub>	TDO	V <sub>CC</sub> < 2.7V	-	45	ns	

Note:

- When the external load capacitance  $C_L = 30 \text{ pF}$ .







### 12.5 12-bit A/D Converter

#### 12.5.1 Electrical Characteristics for the A/D Converter

 $(V_{CC} = AV_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = AV_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Demonster	O. make at	Pin		Value		11	Dementer
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	-	-	-	± 2.4	± 4.5	LSB	
Differential Nonlinearity	-	-	-	± 2.3	± 2.5	LSB	
Zero transition voltage	V <sub>ZT</sub>	ANxx	-	± 7	± 15	mV	
Full-scale transition voltage	V <sub>FST</sub>	ANxx	-	AVRH ± 7	AVRH ± 15	mV	
			2.0	-	-		AV <sub>CC</sub> ≥ 2.7 V
Conversion time <sup>[1]</sup>	-	-	4.0	-	-	μs	1.8 V <u>&lt;</u> AV <sub>CC</sub> < 2.7 V
			10	-	-		1.65 V <u>&lt;</u> AV <sub>CC</sub> < 1.8 V
			0.6	-			AV <sub>CC</sub> ≥ 2.7 V
Sampling time <sup>[2]</sup>	ts	-	1.2	-	10	us	1.8 V <u>&lt;</u> AV <sub>CC</sub> < 2.7 V
			3.0	-			1.65 V <u>&lt;</u> AV <sub>CC</sub> < 1.8 V
			100				AV <sub>CC</sub> ≥ 2.7 V
Compare clock cycle <sup>[3]</sup>	t <sub>сск</sub>	-	200	-	1000	ns	1.8 V <u>&lt;</u> AV <sub>CC</sub> < 2.7 V
			500				1.65 V <u>&lt;</u> AV <sub>CC</sub> < 1.8 V
State transition time to operation permission	t <sub>STT</sub>	-	-	-	1.0	μs	
Analog input capacity	CAIN	-	-	-	9.4	pF	
					2.2		AV <sub>CC</sub> ≥ 2.7 V
Analog input resistor	R <sub>AIN</sub>	-	-	-	5.5	kΩ	1.8 V <u>&lt;</u> AV <sub>CC</sub> < 2.7 V
					10.5		1.65 V <u>&lt;</u> AV <sub>CC</sub> < 1.8 V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input leak current	-	ANxx	-	-	5	μA	
Analog input voltage	-	ANxx	AV <sub>SS</sub>	-	AVRH	V	
Reference voltage		AVRH	2.7		AV <sub>CC</sub>	V	$AV_{CC} \ge 2.7 V$
Nererence vonage	-		AV <sub>cc</sub>	-	AV CC	v	$AV_{CC}$ < 2.7 V

[1]. The conversion time is the value of sampling time  $(t_S)$  + compare time  $(t_C)$ .

The condition of the minimum conversion time is the following.

AV<sub>CC</sub> ≥ 2.7 V, HCLK=40 MHz

1.8 V <u><</u> AV<sub>CC</sub> < 2.7 V, HCLK=40 MHz 1.65 V <u><</u> AV<sub>CC</sub> < 1.8 V, HCLK=40 MHz sampling time:  $0.6 \ \mu$ s, compare time:  $1.4 \ \mu$ s sampling time:  $1.2 \ \mu$ s, compare time:  $2.8 \ \mu$ s sampling time:  $3 \ \mu$ s, compare time:  $7 \ \mu$ s

Ensure that it satisfies the value of the sampling time ( $t_s$ ) and compare clock cycle ( $t_{CCK}$ ).

For setting of the sampling time and compare clock cycle, see Chapter 1-1: A/D Converter in FM3 Family Peripheral Manual. Analog Macro Part. The register settings of the A/D Converter are reflected in the operation according to the APB bus clock timing.


For the number of the APB bus to which the A/D Converter is connected, see Block Diagram. The base clock (HCLK) is used to generate the sampling time and the compare clock cycle.

[2]. A necessary sampling time changes by external impedance.

Ensure that it sets the sampling time to satisfy (Equation 1).

[3]. The compare time  $(t_c)$  is the value of (Equation 2).





### (Equation 1) ts $\geq$ (RAIN + REXT) × CAIN × 9


ts: Sampling time[ns]

R<sub>AIN</sub>: input resistor of A/D[kΩ] =  $2.2 \text{ k}\Omega \text{ at } 2.7 \text{ V} \le \text{AV}_{CC} \le 3.6 \text{ V}$ input resistor of A/D[kΩ] =  $5.5 \text{ k}\Omega \text{ at } 1.8 \text{ V} \le \text{AV}_{CC} \le 2.7 \text{ V}$ input resistor of A/D[kΩ] =  $10.5 \text{ k}\Omega \text{ at } 1.65 \text{ V} \le \text{AV}_{CC} \le 1.8 \text{ V}$ C<sub>AIN</sub>: input capacity of A/D[pF] = 9.4 pF at  $1.65 \text{ V} \le \text{AV}_{CC} \le 3.6 \text{ V}$ R<sub>EXT</sub>: Output impedance of external circuit[kΩ] (Equation 2) tc = tcck × 14 tc: Compare time tcck: Compare clock cycle



### 12.5.2 Definition of 12-bit A/D Converter Terms

- Resolution: Analog variation that is recognized by an A/D converter.
- Integral Nonlinearity: Deviation of the line between the zero-transition point (0b00000000000 ←→ 0b0000000001) and the full-scale transition point (0b11111111110 ←→ 0b1111111111) from the actual conversion characteristics.
- Differential Nonlinearity: Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.





### 12.6 Low-Voltage Detection Characteristics

### 12.6.1 Low-Voltage Detection Reset

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Demonstra	Querra ha a h	O an diffiance		Value			Dementer
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	0) (I ID[1] 000000	1.38	1.50	1.60	V	When voltage drops
Released voltage	VDH	SVHR <sup>[1]</sup> = 00000	1.43	1.55	1.65	V	When voltage rises
Detected voltage	VDL	OV// ID[1] 000004	1.43	1.55	1.65	V	When voltage drops
Released voltage	VDH	SVHR <sup>[1]</sup> = 00001	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 00010	1.47	1.60	1.73	V	When voltage drops
Released voltage	VDH	SVHR <sup>17</sup> = 00010	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	OV/UD <sup>[1]</sup> 00044	1.52	1.65	1.78	V	When voltage drops
Released voltage	VDH	SVHR <sup>[1]</sup> = 00011	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH	3VHK <sup>1</sup> = 00100	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 00101	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH	SVHR <sup>17</sup> = 00101	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	C)/(UD <sup>[1]</sup> 00440	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH	SVHR <sup>[1]</sup> = 00110	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 00111	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH	SVHR <sup>17</sup> = 00111	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH	3VHK / = 01000	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01001	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH	SVHR <sup>17</sup> = 01001	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01010	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH	SVHK 7 = 01010	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01011	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH	301107 = 01011	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH	SVIIX. = 01100	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01101	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	5011X. · = 01101	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01110	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	5VIIX. = 01110	Same as	SVHR = 000	00 value	V	When voltage rises
Detected voltage	VDL	SVHR <sup>[1]</sup> = 01111	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH		Same as	SVHR = 000	00 value	V	When voltage rises

Document Number: 002-05646 Rev.\*C



Parameter	Symbol	Conditions		Value		l Init	Remarks	
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Detected voltage	VDL	SVHR <sup>[1]</sup> = 10000	2.67	2.90	3.13	V	When voltage drops	
Released voltage	VDH	SVHR <sup>17</sup> = 10000	Same as SVHR = 00000 value		V	When voltage rises		
Detected voltage	VDL	SVHR <sup>[1]</sup> = 10001	2.76	3.00	3.24	V	When voltage drops	
Released voltage	VDH	SVHR <sup>17</sup> = 10001	Same as SVHR = 00000 value		V	When voltage rises		
Detected voltage	VDL	SVHR <sup>[1]</sup> = 10010	2.85	3.10	3.35	V	When voltage drops	
Released voltage	VDH	SVHK = 10010	Same as SVHR = 00000 value			V	When voltage rises	
Detected voltage	VDL	SVHR <sup>[1]</sup> = 10011	2.94	3.20	3.46	V	When voltage drops	
Released voltage	VDH	SVHR <sup>17</sup> = 10011	Same as S	WHR = 0000	0 value	V	When voltage rises	
LVD stabilization wait time	t <sub>LVDW</sub>	-	-	-	5200 × t <sub>CYCP</sub> <sup>[2]</sup>	μs		
LVD detection delay time	t <sub>LVDDL</sub>	-	-	-	200	μs		

[1]. The SVHR bit of Low-Voltage Detection Voltage Control Register (LVD\_CTL) is initialized to 00000 by Low-Voltage Detection Reset.

[2].  $t_{\mbox{\scriptsize CYCP}}$  indicates the APB2 bus clock cycle time.



# 

### 12.6.2 Interrupt of Low-Voltage Detection

 $(T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

<b>D</b>		Conditions		Valu	le	Unit	Remarks
Parameter	Symbol		Min	Тур	Max	Unit	
Detected voltage	VDL	0)// // 00100	1.56	1.70	1.84	V	When voltage drops
Released voltage	VDH	SVHI = 00100	1.61	1.75	1.89	V	When voltage rises
Detected voltage	VDL	0)/////	1.61	1.75	1.89	V	When voltage drops
Released voltage	VDH	SVHI = 00101	1.66	1.80	1.94	V	When voltage rises
Detected voltage	VDL	0)///// 00140	1.66	1.80	1.94	V	When voltage drops
Released voltage	VDH	SVHI = 00110	1.70	1.85	2.00	V	When voltage rises
Detected voltage	VDL	0)/////	1.70	1.85	2.00	V	When voltage drops
Released voltage	VDH	SVHI = 00111	1.75	1.90	2.05	V	When voltage rises
Detected voltage	VDL	0.4.4. 04000	1.75	1.90	2.05	V	When voltage drops
Released voltage	VDH	SVHI = 01000	1.79	1.95	2.11	V	When voltage rises
Detected voltage	VDL	0)/////	1.79	1.95	2.11	V	When voltage drops
Released voltage	VDH	SVHI = 01001	1.84	2.00	2.16	V	When voltage rises
Detected voltage	VDL	0)/////	1.84	2.00	2.16	V	When voltage drops
Released voltage	VDH	SVHI = 01010	1.89	2.05	2.21	V	When voltage rises
Detected voltage	VDL	0)/////	1.89	2.05	2.21	V	When voltage drops
Released voltage	VDH	SVHI = 01011	1.93	2.10	2.27	V	When voltage rises
Detected voltage	VDL	SVHI = 01100	2.30	2.50	2.70	V	When voltage drops
Released voltage	VDH		2.39	2.60	2.81	V	When voltage rises
Detected voltage	VDL	0)/////	2.39	2.60	2.81	V	When voltage drops
Released voltage	VDH	SVHI = 01101	2.48	2.70	2.92	V	When voltage rises
Detected voltage	VDL	0)/////	2.48	2.70	2.92	V	When voltage drops
Released voltage	VDH	SVHI = 01110	2.58	2.80	3.02	V	When voltage rises
Detected voltage	VDL	0)////	2.58	2.80	3.02	V	When voltage drops
Released voltage	VDH	SVHI = 01111	2.67	2.90	3.13	V	When voltage rises
Detected voltage	VDL	0)/////	2.67	2.90	3.13	V	When voltage drops
Released voltage	VDH	SVHI = 10000	2.76	3.00	3.24	V	When voltage rises
Detected voltage	VDL	0)/////	2.76	3.00	3.24	V	When voltage drops
Released voltage	VDH	SVHI = 10001	2.85	3.10	3.35	V	When voltage rises
Detected voltage	VDL	0)/////	2.85	3.10	3.35	V	When voltage drops
Released voltage	VDH	SVHI = 10010	2.94	3.20	3.46	V	When voltage rises
Detected voltage	VDL	0)/////	2.94	3.20	3.46	V	When voltage drops
Released voltage	VDH	SVHI = 10011	3.04	3.30	3.56	V	When voltage rises
LVD stabilization wait time	t <sub>LVDW</sub>	-	-	-	5200 × t <sub>CYCP</sub> <sup>[1]</sup>	μs	
LVD detection delay time	t <sub>LVDDL</sub>	-	-	-	200	μs	

[1].  $t_{\mbox{\scriptsize CYCP}}$  indicates the APB2 bus clock cycle time.



### 12.7 Flash Memory Write/Erase Characteristics

### 12.7.1 Write / Erase time

 $(V_{CC} = 1.65V \text{ to } 3.6V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Der	omotor	Va	Value		Remarks
Par	ameter Typ <sup>[1]</sup> Max <sup>[1]</sup>		Max <sup>[1]</sup>	Unit	Remarks
Sector erase	Large Sector	1.1	2.7	s	Includes write time prior to internal erase
time	Small Sector	0.3	0.9	5	includes while time phot to internal erase
Half word (16-b write time	it)	30	528	μs	Not including system-level overhead time
Chip erase time		11.2	30.5	S	Includes write time prior to internal erase

[1]. The typical value is immediately after shipment, the maximam value is guarantee value under 100,000 cycle of erase/write.

### 12.7.2 Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20 <sup>[1]</sup>	
10,000	10*	

[1]. At average + 85°C



### 12.8 Return Time from Low-Power Consumption Mode

### 12.8.1 Return Factor: Interrupt/WKUP

The return time from Low-Power consumption mode is indicated as follows. It is from receiving the return factor to starting the

program operation.


12.8.1.1 Return Count Time

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Devenueter	Cumhal	Va	ue	l linit	Remarks
Parameter	Symbol	Тур	Max <sup>[1]</sup>	Unit	Remarks
Sleep mode		t <sub>CY</sub>	CC	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		40	80	μs	
Low-speed CR Timer mode		350	700	μs	
Sub Timer mode	t <sub>ICNT</sub>	690	880	μs	
RTC mode, Stop mode		278	523	μs	
Deep Standby RTC mode	-	318	603	μs	When RAM is off
Deep Standby Stop mode		278	523	μs	When RAM is on


[1]. The maximum value depends on the accuracy of built-in CR.





[1]. External interrupt is set to detecting fall edge.





12.8.1.3 Operation example of return from Low-Power consumption mode (by internal resource interrupt<sup>[1]</sup>)

[1]. Internal resource interrupt is not included in return factor by the kind of Low-Power consumption mode.

**Notes:** - The return factor is different in each Low-Power consumption modes. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual.

 When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual.



### 12.8.2 Return Factor: Reset

The return time from Low-Power consumption mode is indicated as follows. It is from releasing reset to starting the program operation.


12.8.2.1 Return Count Time

 $(V_{CC} = 1.65V \text{ to } 3.6V, V_{SS} = 0V, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 


Parameter	Symbol	Val	ue	Unit	Remarks
Falameter	Symbol	Тур	Max <sup>[1]</sup>	Unit	
Sleep mode		148	263	μs	
High-speed CR Timer mode, Main Timer mode, PLL Timer mode		148	263	μs	
Low-speed CR Timer mode		258	483	μs	
Sub Timer mode	t <sub>RCNT</sub>	322	516	μs	
RTC/Stop mode		278	523	μs	
Deep Standby RTC mode	]	318	603	μs	When RAM is off
Deep Standby Stop mode		278	523	μs	When RAM is on

[1]. The maximum value depends on the accuracy of built-in CR.

12.8.2.2 Operation example of return from Low-Power consumption mode (by INITX)







12.8.2.3 Operation example of return from low power consumption mode (by internal resource reset<sup>[1]</sup>)

[1]. Internal resource reset is not included in return factor by the kind of Low-Power consumption mode.

Notes: - The return factor is different in each Low-Power consumption modes. See Chapter 6: Low Power Consumption Mode and Operations of Standby Modes in FM3 Family Peripheral Manual

- When interrupt recoveries, the operation mode that CPU recoveries depend on the state before the Low-Power consumption mode transition. See Chapter 6: Low Power Consumption Mode in FM3 Family Peripheral Manual
- The time during the power-on reset/low-voltage detection reset is excluded.
   See 12.4.6 Power-on Reset Timing in 12.4 AC Characteristics in Electrical Characteristics for the detail on the time during the power-on reset/low-voltage detection reset.
- When in recovery from reset, CPU changes to the High-speed CR Run mode. When using the main clock or the PLL clock, it is necessary to add the main clock oscillation stabilization wait time or the Main PLL clock stabilization wait time.
- The internal resource reset means the watchdog reset and the CSV reset.




### **13. Ordering Information**

Part number	On-chip Flash memory	On-chip SRAM	Package	Packing	
MB9AF154MBPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte			
MB9AF155MBPMC-G-JNE2	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	Plastic • LQFP 80-pin (0.5 mm pitch),		
MB9AF156MBPMC-G-JNE2	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte	(LQH080)		
MB9AF154MBBGL-GE1	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte			
MB9AF155MBBGL-GE1	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	Plastic • PFBGA 96-pin (0.5 mm pitch),	Tray	
MB9AF156MBBGL-GE1	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte	(FDG096)		
MB9AF154NBPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte			
MB9AF155NBPMC-G-JNE2	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	Plastic • LQFP 100-pin (0.5 mm pitch),		
MB9AF156NBPMC-G-JNE2	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte	(LQI100)		
MB9AF154NBBGL-GE1	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte			
MB9AF155NBBGL-GE1	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	Plastic • PFBGA 112-pin (0.8 mm pitch),		
MB9AF156NBBGL-GE1	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte	(LBC112)		
MB9AF154RBPMC-G-JNE2	Main: 256 Kbyte Work: 32 Kbyte	32 Kbyte			
MB9AF155RBPMC-G-JNE2	Main: 384 Kbyte Work: 32 Kbyte	48 Kbyte	Plastic • LQFP 120-pin (0.5 mm pitch),		
MB9AF156RBPMC-G-JNE2	Main: 512 Kbyte Work: 32 Kbyte	64 Kbyte	(LQM120)		




### 14. Package Dimensions

















BGA 112	be	Package Co	ode	
		LBC112		
				<u> </u>
[2	DIN A1	INDEX MARK		
		TOP VIEV	<u>N</u>	2X BOTTOM VIEW
				A 112xφb ↓ 2000000000000000000000000000000000000
				NOTES:
		DIMENSIONS		1. ALL DIMENSIONS ARE IN MILLIMETERS.
SYMBOL				
SYMBOL -	MIN.	NOM.	MAX.	2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.
A	-	NOM.	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> </ol>
A A1		NOM. - 0.35		<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.</li> </ol>
A A1 D	-	NOM.           -           0.35           10.00 BSC	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> </ol>
A A1 D E	-	NOM.           -           0.35           10.00 BSC           10.00 BSC	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.</li> </ol>
A A1 D E D1	-	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX</li> </ol>
A A1 D E D1 E1	-	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           8.00 BSC	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> </ol>
A A1 D E D1	-	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A</li> </ol>
A A1 D E D1 E1 MD	-	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           8.00 BSC           11	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> </ol>
A A1 D E D1 E1 MD ME	-	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           8.00 BSC           11           11	1.45	<ol> <li>SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>"e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>"SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND</li> </ol>
A A1 D E D1 E1 MD ME N	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           8.00 BSC           11           11           112	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>5. DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>5. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.</li> </ul>
A A1 D E D1 E1 MD ME N Ø b	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           8.00 BSC           11           11           112           0.45	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>5. DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>5. "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW, "SD" OR "SE" = 0.</li> <li>WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW,</li> </ul>
A A1 D E D1 E1 MD ME N Ø b eD	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           8.00 BSC           11           11           112           0.45           0.80 BSC	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>★ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>★ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.</li> <li>WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.</li> </ul>
A A1 D E D1 E1 MD ME N Ø b eD eE	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           11           11           112           0.45           0.80 BSC           0.80 BSC	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>★ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>★ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALLS IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.</li> <li>★ MICORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK</li> </ul>
A A1 D E D1 E1 MD ME N Ø b eD eE SD	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           11           11           112           0.45           0.80 BSC           0.80 BSC	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>★ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>★ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.</li> <li>★ WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.</li> <li>★ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.</li> </ul>
A A1 D E D1 E1 MD ME N Ø b eD eE SD	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           11           11           112           0.45           0.80 BSC           0.80 BSC	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>▲ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>▲ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.</li> <li>▲ WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.</li> <li>▲ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK</li> </ul>
A A1 D E D1 E1 MD ME N Ø b eD eE SD	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           11           11           112           0.45           0.80 BSC           0.80 BSC	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>★ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>★ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.</li> <li>WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.</li> <li>★ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.</li> </ul>
A A1 D E D1 E1 MD ME N ME N Ø b eD eE SD	- 0.25	NOM.           -           0.35           10.00 BSC           10.00 BSC           8.00 BSC           11           11           112           0.45           0.80 BSC           0.80 BSC	1.45       0.45	<ul> <li>2. SOLDER BALL POSITION DESIGNATIO N PER JEP95, SECTION 3, SPP-020.</li> <li>3. "e" REPRESENTS THE SOLDER BALL GRID PITCH.</li> <li>4. SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.</li> <li>★ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.</li> <li>★ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALLS IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.</li> <li>★ WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.</li> <li>★ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.</li> <li>8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER</li> </ul>





PACKAGE OUTLINE, 96 BALL FBGA 6.0X6.0X1.3 MM FDG096 REV\*\*



### 15. Errata

This chapter describes the errata for MB9B150R series. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

### 15.1 Part Numbers Affected

Part Number
Initial Revision
MB9AF154RPMC-G-JNE2, MB9AF155RPMC-G-JNE2, MB9AF156RPMC-G-JNE2, MB9AF154NPMC-G-JNE2, MB9AF155NPMC-G-JNE2, MB9AF156NPMC-G-JNE2, MB9AF154NBGL-GE1, MB9AF155NBGL-GE1, MB9AF156NBGL-GE1, MB9AF154MPMC-G-JNE2, MB9AF155MPMC-G-JNE2, MB9AF156MPMC-G-JNE2, MB9AF154MBGL-GE1, MB9AF155MBGL-GE1, MB9AF156MBGL-GE1
Rev. A
MB9AF154RAPMC-G-JNE2, MB9AF155RAPMC-G-JNE2, MB9AF156RAPMC-G-JNE2, MB9AF154NAPMC-G-JNE2, MB9AF155NAPMC-G-JNE2, MB9AF156NAPMC-G-JNE2, MB9AF154NABGL-GE1, MB9AF155NABGL-GE1, MB9AF156NABGL-GE1, MB9AF154MAPMC-G-JNE2, MB9AF155MAPMC-G-JNE2, MB9AF156MAPMC-G-JNE2, MB9AF154MABGL-GE1, MB9AF155MABGL-GE1, MB9AF156MABGL-GE1

### 15.2 Qualification Status

Product Status: In Production - Qual.

### 15.3 Errata Summary

This table defines the errata applicability to available devices.

Items	Part Number	Silicon Revision	Fix Status
[1] HDMI-CEC arbitration lost issue	Refer to 15.1	Initial rev.	Fixed in Rev. A
[2] HDMI-CEC polling message issue	Refer to 15.1	Initial rev., Rev. A	Fixed in Rev. B

### 1. HDMI-CEC arbitration lost issue

#### ■ PROBLEM DEFINITION

Large external load on CEC bus may cause arbitration lost.

#### ■ PARAMETERS AFFECTED

N/A

### ■ TRIGGER CONDITION(S)

The arbitration lost detection mechanism samples outputting signals and determines that arbitration lost occurs if sampled signals do not match the outputting signals. The large external load on the CEC bus increases slew rate of the signals. The increased slew



rate makes the mismatch between outputting signals and sampled signals and the mismatch misleads MCU that arbitration lost occurs.

### ■ SCOPE OF IMPACT

Once the arbitration lost is detected, the CEC aborts the transmission. Any transmission cannot be completed.

#### ■ WORKAROUND

This error cannot be avoided by any software. Reduce the external load.

■ FIX STATUS

This issue was fixed in Rev. A.

### 2. HDMI-CEC polling message issue

#### ■ PROBLEM DEFINITION

Error#1) While MCU sends a Polling Message, it always returns a NACK to a message coming to the MCU from another node.

Error#2) MCU always waits for 7-bit signal free on CEC line before it drives the line even when the last line initiator was another node.

■ PARAMETERS AFFECTED N/A

■ TRIGGER CONDITION(S) This error always happens.

SCOPE OF IMPACT MCU does not reply properly to another node.

#### ■ WORKAROUND

The software workaround is applied to Error #1.

- 1. Store 0x0 to SFREE register.
- 2. Monitor CEC line with GPIO and wait until High on the CEC line lasts for the signal free time.
- 3. Store frame data to TXDATA register and store 0x0F to RCADR1 or RCADR2 register.

It sends a message after 3~4 clocks of 32.768 kHz clock when TXDATA is stored.

If the device receives a frame from another node within 2~3 clocks after storing TXDATA, the bus error occurs and if the device receives a frame from another node within 3~4 clocks after storing TXDATA, the arbitration lost occurs. In these cases:

4-A-1. Set RCADR1 or RCADR2 to former value from 0x0F to reply ACK

4-A-2. Return back to step 2 above

If the device receives a frame from another node within 1~2 clocks after storing TXDATA, take these steps.

4-B-1. Monitor CEC line with GPIO after 50us from storing TXDATA

4-B-2. Set TXEN to 1 -> 0 -> 1 immediately when GPIO finds Low on the CEC line

- 4-B-3. Set RCADR1 or RCADR2 to former value from 0x0F to reply ACK
- 4-B-4. Return back to step 2 above

For Error #2, there is no software workaround, but signal free time of fixed 7-bit does not violate HDMI-CEC specification. The specification says signal free time must be more than and equals to 5-bit.

- FIX STATUS
- This issue was fixed in Rev. B.



### 16. Major Changes

Spansion Publication Number: MB9A150RB\_DS706-00047

Page	Section	Change Results
Revision 0	.1	
-	-	Initial release
Revision 1	.0	
-	-	Preliminary $\rightarrow$ Data Sheet
	Features	Corrected the description of "Flash memory".
1	On-chip Memories	
7	1. Product Lineup	Corrected the value of channel number of the "Base Timer".
7	1.2. Function	
74	7.Handling Devices	Added the description of "Crystal oscillator circuit".
71		Added the description of "Sub crystal oscillator".
	8.Block Diagram	Corrected the figure.
74		■ TIOA: input $\rightarrow$ input/output
		■ TIOB: output $\rightarrow$ input
75	10.Memory Map	Corrected the value of address of "SRAM0".
	10.1 Memory Map (1)	
75	10.2 Memory Map (2)	Added the footnote.
70 70	11. Pin Status In Each CPU State	Corrected the Return from Deep standby mode state of
78, 79	11.1 List of Pin Status	"Pin status type H".
	13. Electrical Characteristics	<ul> <li>Corrected the functon group of "Pin status type I".</li> <li>Revised the value of "TBD".</li> </ul>
	13.3. DC Characteristics	<ul> <li>Revised the typical value of "Power supply voltage</li> </ul>
77, 78	13.3.1 Current Rating	(I <sub>ссн</sub> , I <sub>сст</sub> , I <sub>сск</sub> )".
	13.3.1 Gunent Kating	<ul> <li>Added the "Flash Memory Write/Erase current (I<sub>CCFLASH</sub>)".</li> <li>Added the footnote.</li> </ul>
	13.4. AC Characteristics	<ul> <li>Added the description of Note of "Input frequency (F<sub>cL</sub>)".</li> </ul>
	13.4.2 Sub Clock Input Characteristics	<ul> <li>Added the footnote.</li> </ul>
	13.4.3 Built-in CR Oscillation	Reviced the condition.
94, 95,	Characteristics	
	13.4.3.1 Built-in high-speed CR	Corrected the value.
		Added the item of "Frequency stabilization time".
	13.4.7. External Bus Timing	Added the footnote.
	13.4.7. External Bus Timing 13.4.7.1. Separate Bus Access	Corrected the value.
99	Asynchronous SRAM Mode	■ Deleted the "MWEX $\downarrow \rightarrow$ Data output time".
	Asynchronous Strain mode	Added the "MCSX $\downarrow \rightarrow$ Data output time".
		Corrected the figure.
	13.4.7.2 Separate Bus Access	■ Corrected the "MCLK $\uparrow \rightarrow$ Data output time".
101	Synchronous SRAM Mode	Added the "MCLK $\uparrow \rightarrow$ Data hold time".
		Corrected the figure.
110,	13.4.9. CSIO Timming	Corrected the description of section title.
110, 112,		UART Timming $\rightarrow$ CSIO Timming
112, 114, 116		Corrected the description of "Note".
,0		UART is connected $\rightarrow$ Multi-function Serial is connected
122	13.4.12 I <sup>2</sup> C Timing	Added the footnote.
	13.5. 12-bit A/D Converter	Revised the parameter.
125		Revised the symbol.
		Corrected the value.

Document Number: 002-05646 Rev.\*C



Page	Section	Change Results
407	13.5.2 Definition of 12-bit A/D Converter	Revised the parameter.
127	Terms	Revised the symbol.
	13.6. Low-Voltage Detection	Corrected "Conditions" and "Value" in the table.
128, 129	Characteristics	Added the Item.
	13.6.1 Low-Voltage Detection Reset	Added the footnote.
130	13.6.2 Interrupt of Low-Voltage Detection	Added the Item.
Revision 1.	1	
-	-	Company name and layout design change
Revision 2.	0	
_		Corrected the Series name.
		MB9A150R Series $\rightarrow$ MB9A150RA Series
		Corrected the Product name as follows.
-	_	MB9AF156MA, MB9AF155MA, MB9AF154MA
		MB9AF156NA, MB9AF155NA, MB9AF154NA
		MB9AF156RA, MB9AF155RA, MB9AF154RA
1	Features	Added the Item.
	External Bus Interface	Maximum area size : Up to 256 Mbytes
1	Multi-function Serial Interface	Corrected the description of "I <sup>2</sup> C"
2	Multi-function Timer	Corrected the channel count of "A/D activation compare"
7	1.Product Lineup	Added the footnote
	1.2 Function	
		Delete the following packages.
9	2. Packages	FPT-100P-M36
	3. Pin Assignment	■ FPT-80P-M40
11	3.2 FPT-100P-M36	Delete the Item
		Corrected the description of section title.
12	3.3 FPT-80P-M37	FPT-80P-M37/M40 → FPT-80P-M37
	4. List Of Pin Function	
15 – 36	4.1 List of numbers	Delete column of terminal number "QFP-100"
37 - 60	4.2 List of pin functions	Delete column of terminal number "QFP-100"
	10.Memory Map	
75	10.1 Memory Map (1)	Corrected the address "External Device Area"
	13.Electrical Characteristics	
88	13.2.Recommended Operating	Add the footnote
	Conditions	
		Corrected the Condition
89	13.3.DC Characteristics	Delete the minmun value
09	13.3.1 Current rating	Corrected the remarks
		Add the footnote
	13.9. CSIO Timing	
116	13.9.4 Synchronous serial (SPI=1,	Corrected the figure of "MS bit=1"
	SCINV=1)	
	13.9 CSIO Timing	
117	13.4.9.5. External	Corrected the figure
	clock(EXT=1):asyntironous only	





Page	Section	Change Results
118	13.4.10. External Input Timing	Add the terminal as follows <ul> <li>FRCKx</li> <li>ICxx</li> <li>DTTIxX</li> </ul>
122	13.4.12. I <sup>2</sup> C Timing	<ul> <li>■ DTTIXX</li> <li>Corrected the description as follows.</li> <li>■ Typical mode → Standard-mode</li> <li>■ High-speed mode → Fast-mode</li> </ul>
125	13.5.12-bit A/D Converter 13.5.1 Electrical Characteristics for the A/D Converter	<ul> <li>Corrected the terminal name AN00 to AN23 → ANxx</li> <li>Corrected the minmum value of "Sampling time"</li> <li>Corrected the max and min value of "State transition time to oprerationpermission"</li> <li>Corrected the footnote</li> </ul>
137	14. ORDERING INFORMATON	Corrected the "Part number"
Revision 3.0		
-	-	Corrected the Series name. MB9A150RA Series $\rightarrow$ MB9A150RB Series
-	-	Corrected the Product name as follows. MB9AF156MB, MB9AF155MB, MB9AF154MB MB9AF156NB, MB9AF155NB, MB9AF154NB MB9AF156RB, MB9AF155RB, MB9AF154RB
76	10.Memory Map 10.2. Memory map(2)	Added the summary of Flash memory sector
89	<ul><li>13. Electrical Characteristics</li><li>13.3. DC Characteristics</li><li>13.3.1 Current rating</li></ul>	<ul> <li>Changed the table format</li> <li>Added Main TIMER mode current</li> <li>Moved A/D Converter Current</li> </ul>
96	<ul> <li>13. Electrical Characteristics</li> <li>13.4. AC Characteristics</li> <li>13.4.1 Operating Conditions of Main PLL</li> <li>13.4.2 Operating Conditions of Main PLL</li> </ul>	Added the figure of Main PLL connection
97	<ol> <li>13. Electrical Characteristics</li> <li>13. 4. AC Characteristics</li> <li>13.4.6. Power-on Reset Timing</li> </ol>	<ul> <li>Added Time until releasing Power-on reset</li> <li>Changed the figure of timing</li> </ul>
110 - 117	13.Electrical Characteristics 13.4. AC Characteristics 13.4.9 CSIO/UART Timing	<ul> <li>Modified from UART Timing to CSIO/UART Timing</li> <li>Changed from Internal shift clock operation to Master mode</li> <li>Changed from External shift clock operation to Slave mode</li> </ul>
125	13. Electrical Characteristics 13.5. 12bit A/D Converter	<ul> <li>Added the typical value of Integral Nonlinearity, Differential Nonlinearity, Zero transition voltage and Full-scale transition voltage</li> <li>Added the value of conversion time at AV<sub>cc</sub> &lt; 2.7 V</li> </ul>
132 - 134	<ul><li>13. Electrical Characteristics</li><li>13.8. Return Time from Low-Power</li><li>Consumption Mode</li></ul>	Added Return Time from Low-Power Consumption Mode
137	14. Ordering Information	Changed notation of part number
137 - 141	15. Package Dimensions	Deleted FPT-100P-M36 and FPT-80P-M40

NOTE: Please see "Document History" about later revised information.



### **Document History**

## Document Title: MB9A150RB Series 32-bit ARM® Cortex®-M3 FM3 Microcontroller Document Number: 002-05646

Revision	ECN	Orig. of Change	Submission Date	Description of Change
**	_	AKIH	04/28/2015	Migrated to Cypress and assigned document number 002-05646. No change to document contents or format.
*A	5226742	AKIH	04/27/2016	Updated to Cypress template
*В	5535819	YSKA	02/09/2017	Updated "12.4.6 Power-On Reset Timing". Changed parameter from "Power Supply rise time(Tr)[ms]" to "Power ramp rate(dV/dt)[mV/us]" and added some comments (Page 96) Modified RTC description in "Features, Real-Time Clock(RTC)" as below Changed starting count value from 01 to 00. Deleted "second , or day of the week" in the Interrupt function (Page 3) Added Notes for JTAG (Page 59), Changed "J-TAG" to" JTAG" in "4.2 List of Pin Functions" (Page 40) Updated Package code and dimensions as follows (Page 8-13, 135-140) FPT-80P-M37 -> LQH080, BGA-96P-M07 -> FDG096, FPT-100P-M23 -> LQI100, BGA-112P-M04 -> LBC112, FPT-120P-M37 -> LQM120 Added "15.Errta (Page 141)" Deleted the note below from the footer of the first page. "CONFIDENTIAL - RELEASED ONLY UNDER NONDISCLOSURE AGREEMENT (NDA)" (Page 1) Added the Baud rate spec in "12.4.9 CSIO/UART Timing"(Page 109, 111, 113, 115)
*C	5774754	YSAT	06/19/2017	Adapted new Cypress logo



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC<sup>®</sup> Solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

**Technical Support** 

cypress.com/support

ARM and Cortex are the registered trademarks of ARM Limited in the EU and other countries.

All other trademarks or registered trademarks referenced herein are the property of their respective owners.

© Cypress Semiconductor Corporation, 2012-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software is barre solely for use with Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.