

MB95F394H/F396K/F398H/F394K/F396H/F398K

CMOS F²MC-8FX MB95390H Series 8-bit Microcontrollers

MB95390H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Features

F²MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

Clock

- Selectable main clock source
 - Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)

External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)

Main CR clock (1/8/10/12.5 MHz $\pm 2\%$ or $\pm 2.5\%^*$, maximum machine clock frequency: 12.5 MHz)

:The main CR clock oscillation accuracy of a product in LQFP package (FPT-48P-M49 or FPT-52P-M02) is $\pm 2\%$ and that of a product in QFN package (LCC-48P-M11) is $\pm 2.5\%$.

Selectable subclock source
 Sub-OSC clock (32.768 kHz)

External clock (32.768 kHz)

Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

Timer

- 8/16-bit composite timer × 2 channels
- 8/16-bit PPG × 3 channels
- 16-bit PPG × 1 channel (can work independently or together with the multi-pulse generator)
- 16-bit reload timer × 1 channel (can work independently or together with the multi-pulse generator)
- Time-base timer × 1 channel
- Watch prescaler × 1 channel

UART/SIO × 1 channel

- Full duplex double buffer
- Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer

I²C × 1 channel

■ Built-in wake-up function

Multi-pulse generator (MPG) (for DC motor control) \times 1 channel

- 16-bit reload timer × 1 channel
- 16-bit PPG timer × 1 channel
- Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)

LIN-UART

- Full duplex double buffer
- Capable of clock-synchronous serial data transfer and clock-asynchronous serial data transfer

External interrupt × 8 channels

- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes

8/10-bit A/D converter × 12 channels

■ 8-bit and 10-bit resolution can be chosen.

Low power consumption (standby) modes

- Stop mode
- Sleep mode
- Watch mode
- Time-base timer mode

I/O port

■ MB95F394H/F396H/F398H (maximum no. of I/O ports:	44)
General-purpose I/O ports (N-ch open drain)	: 3
General-purpose I/O ports (CMOS I/O)	41
■ MB95F394K/F396K/F398K (maximum no. of I/O ports:	45)
General-purpose I/O ports (N-ch open drain)	: 4
General-purpose I/O ports (CMOS I/O):	41

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 002-07573 Rev. *B Revised August 25, 2017



On-chip debug

- 1-wire serial control
- Serial writing supported (asynchronous mode)

Hardware/software watchdog timer

- Built-in hardware watchdog timer
- Built-in software watchdog timer

Low-voltage detection reset circuit

■ Built-in low-voltage detector

Clock supervisor counter

■ Built-in clock supervisor counter function

Programmable port input voltage level

■ CMOS input level / hysteresis input level

Dual operation Flash memory

■ The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

Flash memory security function

■ Protects the content of the Flash memory

Document Number: 002-07573 Rev. *B Page 2 of 72



Contents

Product Line-up	4
Packages and Corresponding Products	6
Differences Among Products and Notes on	
Product Selection	7
Pin Assignment	8
Pin Functions	11
I/O Circuit Type	15
Notes On Device Handling	18
Pin Connection	18
Power supply pins	18
Block Diagram	20
CPU Core	21
Interrupt Source Table	28
Electrical Characteristics	
Absolute Maximum Ratings	29
Recommended Operating Conditions	31
DC Characteristics	
AC Characteristics	
Clock Timing	35

Source Clock/Machine Clock	37
External Reset	
Power-on Reset	40
Peripheral Input Timing	41
LIN-UART Timing	
Low-voltage Detection	
I2C Timing	
UART/SIO, Serial I/O Timing	
MPG Input Timing	
A/D Converter	
A/D Converter Electrical Characteristics	55
Notes on Using the A/D Converter	56
Definitions of A/D Converter Terms	
Flash Memory Write/Erase Characteristics	59
Sample Characteristics	
Mask Options	
Ordering Information	
Package Dimension	68
Major Changes	71



1. Product Line-up

Part number								
	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K		
Parameter								
Туре			ory product	•	•			
Clock supervisor counter	It supervises the m	ain clock oscillation	1.					
Program ROM capacity	20 Kbyte	36 Kbyte	20 Kbyte	36 Kbyte	60 Kbyte			
RAM capacity	496 bytes	1008 bytes	2032 bytes	496 bytes	1008 bytes	2032 bytes		
Low-voltage detection reset		No			Yes			
Reset input		Dedicated		Sel	ected through softw	vare		
CPU functions	 Number of basic Instruction bit let Instruction length Data bit length Minimum instruct Interrupt process 	k frequency = 16.25 frequency = 16.25	,					
General-purpose I/O	I/O ports (Max) : 44 CMOS I/O : 41 N-ch open drain : 3 I/O ports (Max) : 45 CMOS I/O : 41 N-ch open drain : 4							
Time-base timer	Interval time: 0.256	ms to 8.3 s (with e	external clock freque	ency = 4 MHz)				
Hardware/software watchdog timer		n cycle ation clock at 10 Mł ck can be used as tl		he hardware watch	dog timer.			
Wild register	It can be used to re	eplace three bytes o	of data.					
LIN-UART	 Clock-synchronomy 	A wide range of communication speeds can be selected by a dedicated reload timer. Clock-synchronous serial data transfer and clock-asynchronous serial data transfer is enabled. The LIN function can be used as a LIN master or a LIN slave.						
8/10-bit A/D	12 channels							
converter	8-bit resolution and	8-bit resolution and 10-bit resolution can be chosen.						
	2 channels							
8/16-bit composite timer	 The timer can be configured as an "8-bit timer × 2 channels" or a "16-bit timer × 1 channel". It has the following functions: timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. It can output square wave. 							
External	8 channels							
External interrupt		e detection (The risi wake up the devic			an be selected.)			
On-chip debug	1-wire serial conIt supports serial	trol I writing. (asynchror	nous mode)					

(Continued)

Document Number: 002-07573 Rev. *B Page 4 of 72



Part number										
	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K				
Parameter										
	1 channel									
UART/SIO	It has a full duple detection functionIt uses the NRZ to LSB-first data train	n. type transfer format Insfer and MSB-firs	ariable data length	available to use.		erator and an error				
	1 channel			·	•					
l ² C	 It has the follow 		•			detection function,				
	3 channels									
8/16-bit PPG			as two 8-bit PPG ch selected from eight	-	16-bit PPG channel					
16-bit PPG	The counter opeIt supports extern	nal trigger start.	e available to use. selected from eight er with the multi-pul							
16-bit reload timer	It can output squCount clock: it caTwo counter ope	Two clock modes and two counter operating modes are available to use. It can output square waveform. Count clock: it can be selected from internal clocks (seven types) and external clocks. Two counter operating modes: reload mode and one-shot mode It can work independently or together with the multi-pulse generator.								
Multi-pulse generator (for DC motor control)	 16-bit PPG timer: 1 channel 16-bit reload timer operations: toggle output, one-shot output Event counter: 1 channel Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function) 									
Watch prescaler	Eight different time intervals can be selected.									
Flash memory	 It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/erase-resume commands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory 									
Standby mode	Sleep mode, stop n	Sleep mode, stop mode, watch mode, time-base timer mode								
Package			FPT-52	BP-M49 2P-M02 BP-M11						

Document Number: 002-07573 Rev. *B Page 5 of 72



2. Packages and Corresponding Products

Part number Package	MB95F394H	MB95F396H	MB95F398H	MB95F394K	MB95F396K	MB95F398K
FPT-48P-M49	0	0	0	0	0	0
FPT-52P-M02	0	0	0	0	0	0
LCC-48P-M11	0	0	0	0	0	0

O: Available

Document Number: 002-07573 Rev. *B Page 6 of 72



3. Differences Among Products and Notes on Product Selection

■ Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "Electrical Characteristics".

■ Package

For details of information on each package, see "Packages and Corresponding Products" and "Package Dimension".

■ Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "Electrical Characteristics".


■ On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and one serial wire be connected to an evaluation tool. For details of the connection method, refer to "CHAPTER 29 EXAMPLE OF SERIAL PROGRAMMING CONNECTION" in the hardware manual of the MB95390H Series.

Document Number: 002-07573 Rev. *B Page 7 of 72




4. Pin Assignment




^{*:} High-current pin (8 mA/12 mA)





^{*:} High-current pin (8 mA/12 mA)





^{*:} High-current pin (8 mA/12 mA)



5. Pin Functions

	Pin no.		Pin		
LQFP48*1	QFN48* ²	LQFP52*3	name	circuit type* ⁴	Function
			PG2		General-purpose I/O port
1	1	1	X1A	С	Subclock I/O oscillation pin
·			SNI2		Trigger input pin for the position detection function of the MPG waveform sequencer
			PG1		General-purpose I/O port
2	2	2	X0A	С	Subclock input oscillation pin
			SNI1		Trigger input pin for the position detection function of the MPG waveform sequencer
3	3	3	V _{CC}	_	Power supply pin
4	4	4	С	_	Capacitor connection pin
5	5	5	P40	K	General-purpose I/O port
5	5	3	AN08	, K	A/D converter analog input pin
6	6	6	P41 K		General-purpose I/O port
0	O	0	AN09		A/D converter analog input pin
_	1	7	NC —		It is an internally connected pin. Always leave it unconnected.
7	7	8	P42	ĸ	General-purpose I/O port
,	,	O	AN10		A/D converter analog input pin
8	8	9	P43 K		General-purpose I/O port
0	0	9	AN11	I K	A/D converter analog input pin
9	9	10	P44	G	General-purpose I/O port
J	,	10	TO1	Ü	16-bit reload timer ch. 0 output pin
10	10	11	P45	G	General-purpose I/O port
10	10	11	SCK	J	LIN-UART clock I/O pin
11	11	12	P46	G	General-purpose I/O port
11	11	12	SOT	Ü	LIN-UART data output pin
12	12	13	P47	J	General-purpose I/O port
12	12	13	SIN	J	LIN-UART data input pin
13	13	14	P10	G	General-purpose I/O port
13	13	14	PPG10		8/16-bit PPG ch. 1 output pin
14	14	15	P11 G		General-purpose I/O port
14	14	15	PPG11		8/16-bit PPG ch. 1 output pin
15	15	16	P12 H		General-purpose I/O port
10	10	10	DBG		DBG input pin
16	16	17	P13	G	General-purpose I/O port
10	10	''	PPG00		8/16-bit PPG ch. 0 output pin



	Pin no.		Pin	I/O	
LQFP48*1	QFN48* ²	LQFP52*3	name	circuit type* ⁴	Function
47	47	40	P14	_	General-purpose I/O port
17	17	18	PPG01 G		8/16-bit PPG ch. 0 output pin
40	40	40	P15	G	General-purpose I/O port
18	18	19	PPG20	G	8/16-bit PPG ch. 2 output pin
_	_	20	NC	_	It is an internally connected pin. Always leave it unconnected.
19	19	21	P16	G	General-purpose I/O port
19	19	21	PPG21		8/16-bit PPG ch. 2 output pin
			P17		General-purpose I/O port
20	20	22	SNI0	G	Trigger input pin for the position detection function of the MPG waveform sequencer
21	21	23	P70	G	General-purpose I/O port
21	21	23	TO00	G	8/16-bit composite timer ch. 0 output pin
22	22	24	P71 G		General-purpose I/O port
22	22	24	TO01		8/16-bit composite timer ch. 0 output pin
23	23	25	P72		General-purpose I/O port
25	25	23	SCL		I ² C clock I/O pin
24	24	26	P73		General-purpose I/O port
24	24	20	SDA	'	I ² C data I/O pin
25	25	27	P74	G	General-purpose I/O port
20	25	21	EC0	Ŭ	8/16-bit composite timer ch. 0 clock input pin
26	26	28	P75	G	General-purpose I/O port
		20	UCK0	Ů	UART/SIO ch. 0 clock I/O pin
27	27	29	P76	G	General-purpose I/O port
21		20	UO0	Ů	UART/SIO ch. 0 data output pin
28	28	30	P77	J	General-purpose I/O port
		00	UI0	ŭ	UART/SIO ch. 0 data input pin
29	29	31	P60	G	General-purpose I/O port
		01	DTTI	J	MPG waveform sequencer input pin
30	30	32	P61	G	General-purpose I/O port
		<u> </u>	TI1		16-bit reload timer ch. 0 input pin
_	_	33	NC	_	It is an internally connected pin. Always leave it unconnected.
			P62		General-purpose I/O port High-current pin
31	31	34	OPT0	D	MPG waveform sequencer output pin
			PPG00		8/16-bit PPG ch. 0 output pin
			TO10		8/16-bit composite timer ch. 1 output pin



	Pin no.		Pin	I/O	
LQFP48*1	QFN48* ²	LQFP52*3	name	circuit type* ⁴	Function
			P63		General-purpose I/O port High-current pin
32	32	35	OPT1	D	MPG waveform sequencer output pin
			PPG01		8/16-bit PPG ch. 0 output pin
			TO11		8/16-bit composite timer ch. 1 output pin
			P64		General-purpose I/O port High-current pin
33	33	36	OPT2	D	MPG waveform sequencer output pin
			PPG10		8/16-bit PPG ch. 1 output pin
			EC1		8/16-bit composite timer ch. 1 clock input pin
			P65		General-purpose I/O port High-current pin
34	34	37	OPT3	D	MPG waveform sequencer output pin
			PPG11		8/16-bit PPG ch. 1 output pin
			P66		General-purpose I/O port High-current pin
35	35	38	OPT4	D	MPG waveform sequencer output pin
			PPG20		8/16-bit PPG ch. 2 output pin
			PPG1		16-bit PPG ch. 1 output pin
			P67		General-purpose I/O port High-current pin
36	36	39	OPT5	D	MPG waveform sequencer output pin
			PPG21		8/16-bit PPG ch. 2 output pin
			TRG1		16-bit PPG ch. 1 trigger input pin
			P00		General-purpose I/O port
37	37	40	INT00	E	External interrupt input pin
			AN00		A/D converter analog input pin
			P01		General-purpose I/O port
38	38	41	INT01	E	External interrupt input pin
			AN01		A/D converter analog input pin
			P02		General-purpose I/O port
39	39	42	INT02 E		External interrupt input pin
			AN02		A/D converter analog input pin
			P03		General-purpose I/O port
40	40	43	INT03	E	External interrupt input pin
			AN03		A/D converter analog input pin



	Pin no.		Pin	I/O	
LQFP48*1	QFN48* ²	LQFP52*3	name	circuit type* ⁴	Function
			P04		General-purpose I/O port
41	41	44	INT04	E	External interrupt input pin
			AN04		A/D converter analog input pin
			P05		General-purpose I/O port
42	42	45	INT05	E	External interrupt input pin
			AN05		A/D converter analog input pin
_	_	46	NC	_	It is an internally connected pin. Always leave it unconnected.
			P06		General-purpose I/O port
43	43	47	INT06	E	External interrupt input pin
			AN06		A/D converter analog input pin
			P07		General-purpose I/O port
44	44	48	INT07	E	External interrupt input pin
			AN07		A/D converter analog input pin
			PF2		General-purpose I/O port
45	45	49	RST	A	Reset pin Dedicated reset pin in MB95F394H/F396H/F398H
46	46	50	PF0	В	General-purpose I/O port
40	40	50	X0		Main clock I/O oscillation pin
47	47	51	PF1	В	General-purpose I/O port
41	41	31	X1		Main clock I/O oscillation pin
48	48	52	V _{SS}	_	Power supply pin (GND)

^{*1:} Package code: FPT-48P-M49*2: Package code: LCC-48P-M11


Document Number: 002-07573 Rev. *B

^{*3:} Package code: FPT-52P-M02

^{*4:} For the I/O circuit types, see "I/O Circuit Type".



6. I/O Circuit Type




Document Number: 002-07573 Rev. *B



Туре	Circuit	Remarks
D		■ CMOS output
	P-ch Digital out	■ Hysteresis input
	Digital out	■ High-current output
	N-ch Standby co	
	T) Hysteresis	
E		■ CMOS output
	Pull-up cor	· ·
	A Pob	■ Pull-up control available
	P-ch Digital out	
	Digital outp	
	N-ch	
	Analog inp	ut
	A/D contro	
	Standby co	ontrol
	Hysteresis	·
F	Pull un con	■ CMOS output
	Pull-up cor	- Trysteresis input
	P-ch Digital out	■ CMOS input
	P-ch Digital out	Pull-up control available
	N-ch	■ Analog input
	Analog inn	
	Analog inp	ut
	A/D contro Standby co	
	Hysteresis	input
	CMOS inpu	ıt
G		■ CMOS output
	Pull-up cor	
	P-ch	■ Pull-up control available
	P-ch Digital out	
	Digital out	out
	N-ch Standby co	ontrol
	Hysteresis	input
Н	·-	■ N-ch open drain output
	Standby c	I ■ Hysteresis input
	Hysteresis	s input
	Digital output	
	N-ch	







7. Notes On Device Handling

■ Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "14.1 Absolute Maximum Ratings" of "Electrical Characteristics" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

■ Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

8. Pin Connection

■ Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least $2 \text{ k}\Omega$. Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.

9. Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μF as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

■ DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

■ RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the \overline{RST} pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.


The $\overline{RST}/PF2$ pin functions as the reset input/output pin after power-on. In addition, the reset output of the $\overline{RST}/PF2$ pin can be enabled by the RSTOE bit in the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit in the SYSC register.

Document Number: 002-07573 Rev. *B Page 18 of 72




■ C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.





10. Block Diagram






11. CPU Core

■ Memory Space

The memory space of the MB95390H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95390H Series are shown below.

■ Memory Maps



Document Number: 002-07573 Rev. *B Page 21 of 72



12. I/O Map

Address	Register abbreviation	Register name	R/W	Initial value
0000 _H	PDR0	Port 0 data register	R/W	00000000 _B
0001 _H	DDR0	Port 0 direction register	R/W	00000000 _B
0002 _H	PDR1	Port 1 data register	R/W	00000000 _B
0003 _H	DDR1	Port 1 direction register	R/W	00000000 _B
0004 _H	_	(Disabled)	_	_
0005 _H	WATR	Oscillation stabilization wait time setting register	R/W	11111111 _B
0006 _H	_	(Disabled)	_	_
0007 _H	SYCC	System clock control register	R/W	0000X011 _B
0008 _H	STBC	Standby control register	R/W	00000XXX _B
0009 _H	RSRR	Reset source register	R/W	XXXXXXXX _B
000A _H	TBTC	Time-base timer control register	R/W	00000000 _B
000B _H	WPCR	Watch prescaler control register	R/W	00000000 _B
000C _H	WDTC	Watchdog timer control register	R/W	00XX0000 _B
000D _H	SYCC2	System clock control register 2	R/W	XX100011 _B
000E _H				
to 0011 _H	_	(Disabled)		_
0012 _H	PDR4	Port 4 data register	R/W	00000000 _B
0013 _H	PDR4	Port 4 direction register	R/W	00000000 _B
0014 _H , 0015 _H	_	(Disabled)		_
0016 _H	PDR6	Port 6 data register	R/W	00000000 _B
0017 _H	DDR6	Port 6 direction register	R/W	00000000 _B
0018 _H	DDR7	Port 7 data register	R/W	00000000 _B
0019 _H	DDR7	Port 7 direction register	R/W	00000000 _B
001A _H to 0027 _H	_	(Disabled)	_	_
0027 _H	PDRF	Port F data register	R/W	00000000 _R
0020 _H	DDRF	Port F direction register	R/W	00000000B
0023 _H	PDRG	Port G data register	R/W	00000000B
002A _H	DDRG	Port G direction register	R/W	00000000B
002D _H	PUL0	Port 0 pull-up register	R/W	00000000B
002C _H	PUL1	Port 1 pull-up register	R/W	00000000B
002E _H , 002F _H	—	(Disabled)	_	—
0030 _H	PUL4	Port 4 pull-up register	R/W	00000000 _B
0031 _H	PUL6	Port 6 pull-up register	R/W	00000000B
0032 _H	PUL7	Port 7 pull-up register	R/W	00000000 _B
0033 _H , 0034 _H	_	(Disabled)		—
0035 _H	PULG	Port G pull-up register	R/W	00000000 _B

(Continued)

Document Number: 002-07573 Rev. *B Page 22 of 72



Address	Register abbreviation	Register name	R/W	Initial value
0036 _H	T01CR1	8/16-bit composite timer 01 status control register 1	R/W	00000000 _B
0037 _H	T00CR1	8/16-bit composite timer 00 status control register 1	R/W	00000000 _B
0038 _H	T11CR1	8/16-bit composite timer 11 status control register 1	R/W	00000000 _B
0039 _H	T10CR1	8/16-bit composite timer 10 status control register 1	R/W	00000000 _B
003A _H	PC01	8/16-bit PPG timer 01 control register	R/W	00000000 _B
003B _H	PC00	8/16-bit PPG timer 00 control register	R/W	00000000 _B
003C _H	PC11	8/16-bit PPG timer 11 control register	R/W	00000000 _B
003D _H	PC10	8/16-bit PPG timer 10 control register	R/W	00000000 _B
003E _H	PC21	8/16-bit PPG timer 21 control register	R/W	00000000 _B
003F _H	PC20	8/16-bit PPG timer 20 control register	R/W	00000000 _B
0040 _H	TMCSRH1	16-bit reload timer control status register upper	R/W	00000000 _B
0041 _H	TMCSRL1	16-bit reload timer control status register lower	R/W	00000000 _B
0042 _H , 0043 _H	_	(Disabled)	_	_
0044 _H	PCNTH1	16-bit PPG status control register upper	R/W	00000000 _B
0045 _H	PCNTL1	16-bit PPG status control register lower	R/W	00000000 _B
0046 _H , 0047 _H	_	(Disabled)	_	_
0048 _H	EIC00	External interrupt circuit control register ch. 0/ch. 1	R/W	00000000 _B
0049 _H	EIC10	External interrupt circuit control register ch. 2/ch. 3	R/W	00000000 _B
004A _H	EIC20	External interrupt circuit control register ch. 4/ch. 5	R/W	00000000 _B
004B _H	EIC30	External interrupt circuit control register ch. 6/ch. 7	R/W	00000000 _B
004C _H to 004F _H	_	(Disabled)	_	_
0050 _H	SCR	LIN-UART serial control register	R/W	00000000 _B
0051 _H	SMR	LIN-UART serial mode register	R/W	00000000 _B
0052 _H	SSR	LIN-UART serial status register	R/W	00001000 _B
0053 _H	RDR/TDR	LIN-UART receive/transmit data register	R/W	00000000 _B
0054 _H	ESCR	LIN-UART extended status control register	R/W	00000100 _B
0055 _H	ECCR	LIN-UART extended communication control register	R/W	000000XX _B
0056 _H	SMC10	UART/SIO serial mode control register 1	R/W	00000000 _B
0057 _H	SMC20	UART/SIO serial mode control register 2	R/W	00100000 _B
0058 _H	SSR0	UART/SIO serial status and data register		00000001 _B
0059 _H	TDR0	UART/SIO serial output data register		00000000 _B
005A _H	RDR0	UART/SIO serial input data register	R	00000000 _B
005B _H to 005F _H	_	(Disabled)		_

Document Number: 002-07573 Rev. *B Page 23 of 72



Address	Register abbreviation	Register name	R/W	Initial value
0060 _H	IBCR00	I ² C bus control register 0	R/W	00000000 _B
0061 _H	IBCR10	I ² C bus control register 1	R/W	00000000 _B
0062 _H	IBCR0	I ² C bus status register	R/W	00000000 _B
0063 _H	IDDR0	I ² C data register	R/W	00000000 _B
0064 _H	IAAR0	I ² C address register	R/W	00000000 _B
0065 _H	ICCR0	I ² C clock control register	R/W	00000000 _B
0066 _H	OPCUR	Output control register (upper)	R/W	00000000 _B
0067 _H	OPCLR	Output control register (lower)	R/W	00000000 _B
0068 _H	IPCUR	Input control register (upper)	R/W	00000000 _B
0069 _H	IPCLR	Input control register (lower)	R/W	00000000 _B
006A _H	NCCR	Noise cancellation control register	R/W	00000000 _B
006B _H	TCSR	Timer control status register	R/W	00000000 _B
006C _H	ADC1	8/10-bit A/D converter control register 1	R/W	00000000 _B
006D _H	ADC2	8/10-bit A/D converter control register 2	R/W	00000000 _B
006E _H	ADDH	8/10-bit A/D converter data register (upper)	R/W	00000000 _B
006F _H	ADDL	8/10-bit A/D converter data register (lower)	R/W	00000000 _B
0070 _H	_	(Disabled)		_
0071 _H	FSR2	Flash memory status register 2	R/W	00000000 _B
0072 _H	FSR	Flash memory status register	R/W	000X0000 _B
0073 _H	SWRE0	Flash memory sector write control register 0	R/W	00000000 _B
0074 _H	FSR3	Flash memory status register 3	R	00000000 _B
0075 _H	_	(Disabled)		_
0076 _H	WREN	Wild register address compare enable register	R/W	00000000 _B
0077 _H	WROR	Wild register data test setting register	R/W	00000000 _B
0078 _H	_	Mirror of register bank pointer (RP) and mirror of direct bank pointer (DP)	_	_
0079 _H	ILR0	Interrupt level setting register 0	R/W	11111111 _B
007A _H	ILR1	Interrupt level setting register 1	R/W	11111111 _B
007B _H	ILR2	Interrupt level setting register 2	R/W	11111111 _B
007C _H	ILR3	Interrupt level setting register 3	R/W	11111111 _B
007D _H	ILR4	Interrupt level setting register 4		11111111 _B
007E _H	ILR5	Interrupt level setting register 5	R/W	11111111 _B
007F _H	_	(Disabled)		_
0F80 _H	WRARH0	Wild register address setting register (upper) ch. 0	R/W	00000000 _B
0F81 _H	WRARL0	Wild register address setting register (lower) ch. 0	R/W	00000000 _B
0F82 _H	WRDR0	Wild register data setting register ch. 0	R/W	00000000 _B



Address	Register abbreviation	Register name	R/W	Initial value
0F83 _H	WRARH1	Wild register address setting register (upper) ch. 1	R/W	00000000 _B
0F84 _H	WRARL1	Wild register address setting register (lower) ch. 1	R/W	00000000 _B
0F85 _H	WRDR1	Wild register data setting register ch. 1	R/W	00000000 _B
0F86 _H	WRARH2	Wild register address setting register (upper) ch. 2	R/W	00000000 _B
0F87 _H	WRARL2	Wild register address setting register (lower) ch. 2	R/W	00000000 _B
0F88 _H	WRDR2	Wild register data setting register ch. 2	R/W	00000000 _B
0F89 _H to 0F91 _H	_	(Disabled)	_	_
0F92 _H	T01CR0	8/16-bit composite timer 01 status control register 0	R/W	00000000 _B
0F93 _H	T00CR0	8/16-bit composite timer 00 status control register 0	R/W	00000000 _B
0F94 _H	T01DR	8/16-bit composite timer 01 data register	R/W	00000000 _B
0F95 _H	T00DR	8/16-bit composite timer 00 data register	R/W	00000000 _B
0F96 _H	TMCR0	8/16-bit composite timer 00/01 timer mode control register	R/W	00000000 _B
0F97 _H	T11CR0	8/16-bit composite timer 11 status control register 0	R/W	00000000 _B
0F98 _H	T10CR0	8/16-bit composite timer 10 status control register 0	R/W	00000000 _B
0F99 _H	T11DR	8/16-bit composite timer 11 data register	R/W	00000000 _B
0F9A _H	T10DR	8/16-bit composite timer 10 data register	R/W	00000000 _B
0F9B _H	TMCR1	8/16-bit composite timer 10/11 timer mode control register	R/W	00000000 _B
0F9C _H	PPS01	8/16-bit PPG01 cycle setting buffer register	R/W	11111111 _B
0F9D _H	PPS00	8/16-bit PPG00 cycle setting buffer register	R/W	11111111 _B
0F9E _H	PDS01	8/16-bit PPG01 duty setting buffer register	R/W	11111111 _B
0F9F _H	PDS00	8/16-bit PPG00 duty setting buffer register	R/W	11111111 _B
0FA0 _H	PPS11	8/16-bit PPG11 cycle setting buffer register	R/W	11111111 _B
0FA1 _H	PPS10	8/16-bit PPG10 cycle setting buffer register	R/W	11111111 _B
0FA2 _H	PDS11	8/16-bit PPG11 duty setting buffer register	R/W	11111111 _B
0FA3 _H	PDS10	8/16-bit PPG10 duty setting buffer register	R/W	11111111 _B
0FA4 _H	PPGS	8/16-bit PPG startup register	R/W	00000000 _B
0FA5 _H	REVC	8/16-bit PPG output reverse register	R/W	00000000 _B
0FA6 _H	PPS21	8/16-bit PPG21 cycle setting buffer register	R/W	11111111 _B
0FA7 _H	PPS20	8/16-bit PPG20 cycle setting buffer register	R/W	11111111 _B
0540	TMRH1	16-bit reload timer timer register (upper)	R/W	0000000
0FA8 _H	TMRLRH1	16-bit reload timer reload register (upper)		00000000 _B
0540	TMRL1	16-bit reload timer timer register (lower)	DAY	0000000
0FA9 _H	TMRLRL1	16-bit reload timer reload register (lower)	R/W	00000000 _B
0FAA _H	PDS21	8/16-bit PPG21 duty setting buffer register	R/W	11111111 _B
0FAB _H	PDS20	8/16-bit PPG20 duty setting buffer register	R/W	11111111 _B

Document Number: 002-07573 Rev. *B Page 25 of 72



Address	Register abbreviation	Register name	R/W	Initial value
0FAC _H to 0FAF _H	_	(Disabled)	_	_
0FB0 _H	PDCRH1	16-bit PPG down counter register (upper)	R	00000000 _B
0FB1 _H	PDCRL1	16-bit PPG down counter register (lower)	R	00000000 _B
0FB2 _H	PCSRH1	16-bit PPG cycle setting buffer register (upper)	R/W	11111111 _B
0FB3 _H	PCSRL1	16-bit PPG cycle setting buffer register (lower)	R/W	11111111 _B
0FB4 _H	PDUTH1	16-bit PPG duty setting buffer register (upper)	R/W	11111111 _B
0FB5 _H	PDUTL1	16-bit PPG duty setting buffer register (lower)	R/W	11111111 _B
0FB6 _H to 0FBB _H	_	(Disabled)	_	
0FBC _H	BGR1	LIN-UART baud rate generator register 1	R/W	00000000 _B
0FBD _H	BGR0	LIN-UART baud rate generator register 0	R/W	00000000 _B
0FBE _H	PSSR0	UART/SIO prescaler select register	R/W	00000000 _B
0FBF _H	BRSR0	UART/SIO baud rate setting register	R/W	00000000 _B
0FC0 _H , 0FC1 _H	_	(Disabled)	_	_
0FC2 _H	AIDRH	A/D input disable register (upper)	R/W	00000000 _B
0FC3 _H	AIDRL	A/D input disable register (lower)	R/W	00000000 _B
0FC4 _H	OPDBRH0	Output data buffer register (upper) ch. 0	R/W	00000000 _B
0FC5 _H	OPDBRL0	Output data buffer register (lower) ch. 0	R/W	00000000 _B
0FC6 _H	OPDBRH1	Output data buffer register (upper) ch. 1	R/W	00000000 _B
0FC7 _H	OPDBRL1	Output data buffer register (lower) ch. 1	R/W	00000000 _B
0FC8 _H	OPDBRH2	Output data buffer register (upper) ch. 2	R/W	00000000 _B
0FC9 _H	OPDBRL2	Output data buffer register (lower) ch. 2	R/W	00000000 _B
0FCA _H	OPDBRH3	Output data buffer register (upper) ch. 3	R/W	00000000 _B
0FCB _H	OPDBRL3	Output data buffer register (lower) ch. 3	R/W	00000000 _B
0FCC _H	OPDBRH4	Output data buffer register (upper) ch. 4	R/W	00000000 _B
0FCD _H	OPDBRL4	Output data buffer register (lower) ch. 4	R/W	00000000 _B
0FCE _H	OPDBRH5	Output data buffer register (upper) ch. 5	R/W	00000000 _B
0FCF _H	OPDBRL5	Output data buffer register (lower) ch. 5	R/W	00000000 _B
0FD0 _H	OPDBRH6	Output data buffer register (upper) ch. 6	R/W	00000000 _B
0FD1 _H	OPDBRL6	Output data buffer register (lower) ch. 6	R/W	00000000 _B
0FD2 _H	OPDBRH7	Output data buffer register (upper) ch. 7	R/W	00000000 _B
0FD3 _H	OPDBRL7	Output data buffer register (lower) ch. 7	R/W	00000000 _B
0FD4 _H	OPDBRH8	Output data buffer register (upper) ch. 8	R/W	00000000 _B
0FD5 _H	OPDBRL8	Output data buffer register (lower) ch. 8	R/W	00000000 _B
0FD6 _H	OPDBRH9	Output data buffer register (upper) ch. 9	R/W	00000000 _B
0FD7 _H	OPDBRL9	Output data buffer register (lower) ch. 9	R/W	00000000 _B
0FD8 _H	OPDBRHA	Output data buffer register (upper) ch. A	R/W	00000000 _B
0FD9 _H	OPDBRLA	Output data buffer register (lower) ch. A	R/W	00000000 _B

Document Number: 002-07573 Rev. *B Page 26 of 72



Address	Register abbreviation	Register name	R/W	Initial value
0FDA _H	OPDBRHB	Output data buffer register (upper) ch. B	R/W	00000000 _B
0FDB _H	OPDBRLB	Output data buffer register (lower) ch. B	R/W	00000000 _B
0FDC _H	OPDUR	Output data register (upper)	R	0000XXXX _B
0FDD _H	OPDLR	Output data register (lower)	R	XXXXXXXX _B
0FDE _H	CPCUR	Compare clear register (upper)	R/W	XXXXXXXX _B
0FDF _H	CPCLR	Compare clear register (lower)	R/W	XXXXXXXX _B
0FE0 _H , 0FE1 _H	_	(Disabled)	_	_
0FE2 _H	TMBUR	Timer buffer register (upper)	R	XXXXXXXX _B
0FE3 _H	TMBLR	Timer buffer register (lower)	R	XXXXXXXX _B
0FE4 _H	CRTH	Main CR clock trimming register (upper)	R/W	0XXXXXXX _B
0FE5 _H	CRTL	Main CR clock trimming register (lower)	R/W	00XXXXXX _B
0FE6 _H , 0FE7 _H	_	(Disabled)	_	-
0FE8 _H	SYSC	System configuration register	R/W	11000011 _B
0FE9 _H	CMCR	Clock monitoring control register	R/W	00000000 _B
0FEA _H	CMDR	Clock monitoring data register	R	00000000 _B
0FEB _H	WDTH	Watchdog timer selection ID register (upper)	R	XXXXXXXX _B
0FEC _H	WDTL	Watchdog timer selection ID register (lower)	R	XXXXXXXX _B
0FED _H	_	(Disabled)	_	_
0FEE _H	ILSR	Input level select register	R/W	00000000 _B
0FEF _H	WICR	Interrupt pin control register	R/W	01000000 _B
0FF0 _H to 0FFF _H	_	(Disabled)		_

■ R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

■ Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.

Document Number: 002-07573 Rev. *B Page 27 of 72



13. Interrupt Source Table

		Vector tab	le address		Priority order of
Interrupt source	Interrupt request number	Upper	Lower	Bit name of interrupt level setting register	interrupt sources of the same level (occurring simultaneously)
External interrupt ch. 0, ch. 4	IRQ00	FFFA _H	FFFB _H	L00 [1:0]	High
External interrupt ch. 1, ch. 5	IRQ01	FFF8 _H	FFF9 _H	L01 [1:0]	A
External interrupt ch. 2, ch. 6	IRQ02	FFF6 _H	FFF7 _H	L02 [1:0]	
External interrupt ch. 3, ch. 7	IRQ03	FFF4 _H	FFF5 _H	L03 [1:0]	
UART/SIO ch. 0, MPG (DTTI)	IRQ04	FFF2 _H	FFF3 _H	L04 [1:0]	
8/16-bit composite timer ch. 0 (lower)	IRQ05	FFF0 _H	FFF1 _H	L05 [1:0]	
8/16-bit composite timer ch. 0 (upper)	IRQ06	FFEE _H	FFEF _H	L06 [1:0]	
LIN-UART (reception)	IRQ07	FFEC _H	FFED _H	L07 [1:0]	
LIN-UART (transmission)	IRQ08	FFEA _H	FFEB _H	L08 [1:0]	
8/16-bit PPG ch. 1 (lower)	IRQ09	FFE8 _H	FFE9 _H	L09 [1:0]	
8/16-bit PPG ch. 1 (upper)	IRQ10	FFE6 _H	FFE7 _H	L10 [1:0]	
8/16-bit PPG ch. 2 (upper)	IRQ11	FFE4 _H	FFE5 _H	L11 [1:0]	
8/16-bit PPG ch. 0 (upper)	IRQ12	FFE2 _H	FFE3 _H	L12 [1:0]	
8/16-bit PPG ch. 0 (lower)	IRQ13	FFE0 _H	FFE1 _H	L13 [1:0]	
8/16-bit composite timer ch. 1 (upper)	IRQ14	FFDE _H	FFDF _H	L14 [1:0]	
8/16-bit PPG ch. 2 (lower)	IRQ15	FFDC _H	FFDD _H	L15 [1:0]	
16-bit reload timer ch. 1, MPG (write timing/compare clear), I ² C	IRQ16	FFDA _H	FFDB _H	L16 [1:0]	
16-bit PPG timer ch. 1, MPG (position detection/compare match)	IRQ17	FFD8 _H	FFD9 _H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6 _H	FFD7 _H	L18 [1:0]	
Time-base timer	IRQ19	FFD4 _H	FFD5 _H	L19 [1:0]	
Watch prescaler	IRQ20	FFD2 _H	FFD3 _H	L20 [1:0]	
_	IRQ21	FFD0 _H	FFD1 _H	L21 [1:0]	
8/16-bit composite timer ch. 1 (lower)	IRQ22	FFCE _H	FFCF _H	L22 [1:0]	
Flash memory	IRQ23	FFCC _H	FFCD _H	L23 [1:0]	•
					Low

Document Number: 002-07573 Rev. *B Page 28 of 72



14. Electrical Characteristics

14.1 Absolute Maximum Ratings


Doromotor	Cumbal	Rating		I I mit	Domostro	
Parameter	Symbol	Min	Max	Unit	Remarks	
Power supply voltage*1	V _{CC}	V _{SS} - 0.3	V _{SS} + 6	V		
Input voltage*1	VI	V _{SS} - 0.3	V _{SS} + 6	V	*2	
Output voltage*1	V _O	V _{SS} - 0.3	V _{SS} + 6	V	*2	
Maximum clamp current	I _{CLAMP}	-2	+2	mA	Applicable to specific pins*3	
Total maximum clamp current	$\Sigma I_{CLAMP} $	_	20	mA	Applicable to specific pins*3	
"L" level maximum output	I _{OL1}	_	15		Other than P62 to P67	
current	I _{OL2}	_	15	mA	P62 to P67	
"L" level average current	I _{OLAV1}	_	4	mA.	Other than P62 to P67 Average output current = operating current × operating ratio (1 pin)	
L level average current	I _{OLAV2}	_	12	T IIIA	P62 to P67 Average output current = operating current × operating ratio (1 pin)	
"L" level total maximum output current	ΣI_{OL}	_	100	mA		
"L" level total average output current	ΣI_{OLAV}	_	50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
"H" level maximum output	I _{OH1}	_	-15	mA	Other than P12, P62 to P67, P72, P73 and PF2	
current	I _{OH2}	_	-15		P12, P62 to P67, P72, P73 and PF2	
"H" level average current	I _{OHAV1}	_	-4	mA	Other than P12, P62 to P67, P72, P73 and PF2 Average output current = operating current × operating ratio (1 pin)	
	I _{OHAV2}	_	-8		P12, P62 to P67, P72, P73 and PF2 Average output current = operating current × operating ratio (1 pin)	
"H" level total maximum output current	ΣI_{OH}	_	-100	mA		
"H" level total average output current	ΣI_{OHAV}	_	-50	mA	Total average output current = operating current × operating ratio (Total number of pins)	
Power consumption	Pd	_	320	mW		
Operating temperature	T _A	-40	+85	°C		
Storage temperature	Tstg	-55	+150	°C		

(Continued)

Document Number: 002-07573 Rev. *B Page 29 of 72



- *1: The parameter is based on V_{SS} = 0.0 V.
- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.
- *3: Applicable to the following pins: P00 to P07, P10, P11, P13 to P17, P40 to P47, P60 to P67, P70, P71, P74 to P77, PF0, PF1, PG1 and PG2
 - · Use under recommended operating conditions.
 - · Use with DC voltage (current).
 - The HV (High Voltage) signal is an input signal exceeding the V_{CC} voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
 - The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
 - When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential
 may pass through the protective diode to increase the potential of the V_{CC} pin, affecting other devices.
 - If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
 - If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
 - Do not leave the HV (High Voltage) input pin unconnected.
 - · Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

Document Number: 002-07573 Rev. *B Page 30 of 72




14.2 Recommended Operating Conditions

 $(V_{SS} = 0.0 V)$

Parameter	Symbol	Symbol Value Unit		Remarks				
rarameter	Syllibol	Min	Max	Oilit	Ken	Tidi No		
		2.4*1*2	5.5* ¹		In normal operation	Other than on-chip debug mode		
Power supply	\ \ <u>\</u>	2.3	5.5	V	Hold condition in stop mode	Other than on-chip debug mode		
voltage	V _{CC}	2.9	5.5	ľ	In normal operation	On ahin dahua mada		
		2.3	5.5		Hold condition in stop mode	On-chip debug mode		
Smoothing capacitor	C _S	0.022	1	μF	*3			
Operating	т	-40	+85	°C	Other than on-chip debug mode			
temperature	T _A	+5	+35		On-chip debug mode			

- *1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- *2: This value becomes 2.88 V when the low-voltage detection reset is used.
- *3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S. For the connection to a smoothing capacitor C_S, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.



WARNING:

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



14.3 DC Characteristics

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = $-40^{\circ}C$ to $+85^{\circ}C$)

					Value			
Parameter	Symbol	Pin name	Condition	Min	Typ*3	Max	Unit	Remarks
	V _{IHI}	P47, P72, P73, P77	*1	0.7 V _{CC}	_	V _{CC} + 0.3	V	When CMOS input level (hysteresis input) is selected
"H" level input voltage	V _{IHS}	P00 to P07, P10 to P17, P40 to P47, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2	*1	0.8 V _{CC}		V _{CC} + 0.3	٧	Hysteresis input
	V_{IHM}	PF2		0.7 V _{CC}	_	V _{CC} + 0.3	V	Hysteresis input
	V _{IL}	P47, P72, P73, P77	*1	V _{SS} - 0.3		0.3 V _{CC}	V	When CMOS input level (hysteresis input) is selected
"L" level input voltage	V _{ILS}	P00 to P07, P10 to P17, P40 to P47, P60 to P67, P70 to P77, PF0, PF1, PG1, PG2	*1	V _{SS} - 0.3	1	0.2 V _{CC}	V	Hysteresis input
	V _{ILM}	PF2	_	V _{SS} - 0.3	_	0.3 V _{CC}	V	Hysteresis input
Open-drain output application voltage	V _D	P12, P72, P73, PF2	_	V _{SS} - 0.3	_	V _{SS} + 5.5	٧	
"H" level output voltage	V _{OH1}	Output pins other than P12, P62 to P67, P72, P73, PF2	I _{OH} = -4 mA	V _{CC} - 0.5	_	_	V	
	V _{OH2}	P62 to P67	I _{OH} = -8 mA	V _{CC} - 0.5	_	_	V	
"L" level output voltage	V _{OL1}	Output pins other than P62 to P67	I _{OL} = 4 mA	_		0.4	٧	
	V _{OL2}	P62 to P67	I _{OL} = 12 mA	_	_	0.4	V	
Input leak current (Hi-Z output leak current)	I _{LI}	All input pins	0.0 V < V _I < V _{CC}	-5	_	+5	μА	When pull-up resistance is disabled
Pull-up resistance	R _{PULL}	P00 to P07, P10, P11, P13 to P17, P40 to P47, P60, P61, P70, P71, P74 to P76, PG1, PG2	V _I = 0 V	25	50	100	kΩ	When pull-up resistance is enabled

(Continued)

Document Number: 002-07573 Rev. *B Page 32 of 72



(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

D	0	Di	0		Value		11 14	Damada
Parameter	Symbol	Pin name	Condition	Min	Typ*3	Max	Unit	Remarks
Input capacitance	C _{IN}	Other than V_{CC} and V_{SS}	f = 1 MHz	_	5	15	pF	
			V _{CC} = 5.5 V F _{CH} = 32 MHz	_	14.8	17	mA	Except during Flash memory writing and erasing
	I _{cc}		F _{MP} = 16 MHz Main clock mode (divided by 2)	_	33.5	39.5	mA	During Flash memory writing and erasing
			(* 101.1,	_	16.6	21	mA	At A/D conversion
	I _{ccs}		V_{CC} = 5.5 V F_{CH} = 32 MHz F_{MP} = 16 MHz Main sleep mode (divided by 2)	_	7	9	mA	
	I _{CCL}	V _{CC} (External clock operation)	V_{CC} = 5.5 V F_{CL} = 32 kHz F_{MPL} = 16 kHz Subclock mode (divided by 2) T_A = +25°C	_	60	153	μА	
Power supply current* ²	I _{CCLS}		V_{CC} = 5.5 V F_{CL} = 32 kHz F_{MPL} = 16 kHz Subsleep mode (divided by 2) T_A = +25°C	_	9.4	84	μА	
	Ісст		V_{CC} = 5.5 V F_{CL} = 32 kHz Watch mode Main stop mode T_A = +25°C	_	4.3	30	μА	
	I _{CCMCR}	V _{CC}	V_{CC} = 5.5 V F_{CRH} = 12.5 MHz F_{MP} = 12.5 MHz Main CR clock mode	_	11.8	13.2	mA	
	Iccscr		V _{CC} = 5.5 V Sub-CR clock mode (divided by 2) T _A = +25°C	_	113	410	μΑ	

(Continued)

Document Number: 002-07573 Rev. *B Page 33 of 72



 $(V_{CC}$ = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Parameter	Cumbal	Pin name Condition -		Value			Unit	Remarks
Parameter	Symbol	Pin name	Condition	Min	Typ*3	Max	Unit	Remarks
	I _{CCTS}	Vcc	V_{CC} = 5.5 V F_{CH} = 32 MHz Time-base timer mode T_A = +25°C	_	0.9	3	mA	
	I _{CCH}		V_{CC} = 5.5 V Substop mode T_A = +25°C	_	3.4	22.5	μΑ	
Power supply current* ²	I _{LVD}		Current consumption for low-voltage detection circuit only	_	31	54	μΑ	
	I _{CRH}	V _{CC}	Current consumption for the main CR oscillator	_	0.5	0.6	mA	
	I _{CRL}		Current consumption for the sub-CR oscillator oscillating at 100 kHz	_	20	72	μΑ	

^{*1:} The input levels of P47, P72, P73 and P77 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- See "AC Characteristics: Clock Timing" for ${\rm F}_{\rm CH}$ and ${\rm F}_{\rm CL}$.
- See "AC Characteristics: Source Clock/Machine Clock" for F_{MP} and F_{MPI} .

Document Number: 002-07573 Rev. *B Page 34 of 72

^{*2: •} The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I_{LVD}) to one of the value from I_{CC} to I_{CCH}. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I_{CRH}, I_{CRL}) and a specified value. In on-chip debug mode, the CR oscillator (I_{CRH}) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.

^{*3:} $V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C}$



14.4 AC Characteristics

14.4.1 Clock Timing

(V_{CC} = 2.4 V to 5.5 V, V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks	
Parameter	Symbol	Pili lialile	Condition	Min	Тур	Max	Ullit	Remarks	
		X0, X1	_	1	_	16.25	MHz	When the main oscillation circuit is used	
	F _{CH}	X0	X1: open	1	_	12	MHz	When the main external clock is	
		X0, X1	*1	1	_	32.5	MHz	used	
				12.25	12.5	12.75	MHz		
				9.80	10	10.20	MHz	When the main CR clock is used ^{*2}	
				7.84	8	8.16	MHz	When the main CR clock is used	
	_			0.98	1	1.02	MHz		
Clock frequency	F _{CRH}	_	12.18 12.5 12.82 MHz						
				9.75	10	10.25	MHz	When the main CR clock is used ^{*3}	
				7.80	8	8.20	MHz	when the main CR clock is used	
				0.97	1	1.03	MHz		
	F _{CL}	V0A V4A		_	32.768	_	kHz	When the sub-oscillation circuit is used	
		X0A, X1A	_	_	32.768	_	kHz	When the sub-external clock is used	
	F _{CRL}	_	_	50	100	200	kHz	When the sub-CR clock is used	
		X0, X1	_	61.5	_	1000	ns	When the main oscillation circuit is used	
Clock cycle time	t _{HCYL}	X0	X1: open	83.4	_	1000	ns	Miles of the content of all of the content	
		X0, X1	*1	30.8	_	1000	ns	When the external clock is used	
	t _{LCYL}	X0A, X1A	_	_	30.5	_	μs	When the subclock is used	
	t _{WH1}	X0	X1: open	33.4	_	_	ns		
Input clock pulse	t _{WL1}	X0, X1	*1	12.4	_	_	ns	When the external clock is used, the duty ratio should range	
width	t _{WH2} t _{WL2}	X0A	_	_	15.2	_	μs	between 40% and 60%.	
Input clock rise	t _{CR}	X0	X1: open	_	_	5	ns	Miles of the content of all of the content	
time and fall time	t _{CF}	X0, X1	*1	_		5	ns	When the external clock is used	
CR oscillation start	t _{CRHWK}	_	_	_	_	80	μs	When the main CR clock is used	
time	t _{CRLWK}	_	_	_	_	10	μs	When the sub-CR clock is used	


^{*1:} The external clock signal is input to X0 and the inverted external clock signal to X1.


Document Number: 002-07573 Rev. *B Page 35 of 72


^{*2:} These specifications are only applicable to a product in LQFP package (FPT-48P-M49 or FPT-52P-M02).


^{*3:} These specifications are only applicable to a product in QFN package (LCC-48P-M11).













14.4.2 Source Clock/Machine Clock

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$


Downwater	Cumbal	Pin		Value		I I mit	Demante
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			61.5	_	2000	ns	When the main external clock is used Min: F _{CH} = 32.5 MHz, divided by 2 Max: F _{CH} = 1 MHz, divided by 2
Source clock cycle time*1	t _{SCLK}	_	80	_	1000	ns	When the main CR clock is used Min: F _{CRH} = 12.5 MHz Max: F _{CRH} = 1 MHz
			_	61	1	μs	When the sub-oscillation clock is used F _{CL} = 32.768 kHz, divided by 2
			_	20	_	μs	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
	F _{SP}		0.5	_	16.25	MHz	When the main oscillation clock is used
Source clock	' SP		1	_	12.5	MHz	When the main CR clock is used
frequency		<u> </u>	_	16.384	_	kHz	When the sub-oscillation clock is used
	F _{SPL}		_	50	_	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz, divided by 2
			61.5	_	32000	ns	When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
Machine clock cycle time* ² (minimum			80	_	16000	ns	When the main CR clock is used Min: F _{SP} = 12.5 MHz Max: F _{SP} = 1 MHz, divided by 16
instruction execution time)	t _{MCLK}	_	61	_	976.5	μs	When the sub-oscillation clock is used Min: F _{SPL} = 16.384 kHz, no division Max: F _{SPL} = 16.384 kHz, divided by 16
			20	_	320	μs	When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16
	Е		0.031	_	16.25	MHz	When the main oscillation clock is used
Machine clock	F _{MP}		0.0625	_	12.5	MHz	When the main CR clock is used
frequency		-	1.024	_	16.384	kHz	When the sub-oscillation clock is used
	F _{MPL}		3.125	_	50	kHz	When the sub-CR clock is used F _{CRL} = 100 kHz


^{*1:} This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1, DIV0). In addition, a source clock can be selected from the following.

- Main clock divided by 2
- · Main CR clock
- Subclock divided by 2
- Sub-CR clock divided by 2
- *2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.
 - Source clock (no division)
 - · Source clock divided by 4
 - Source clock divided by 8
 - · Source clock divided by 16

Document Number: 002-07573 Rev. *B Page 37 of 72










14.4.3 External Reset

$(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to} + 85^{\circ}\text{C})$	$(V_{CC} = 5.0)$	V±10%.	$V_{SS} = 0.0$	V, T _Δ =	-40°C to	+85°C
--	------------------	--------	----------------	---------------------	----------	-------

Parameter	Symbol	Value			Remarks
Parameter	Symbol	Min	Max	Unit	Remarks
		2 t _{MCLK} *1	-	ns	In normal operation
RST "L" level pulse width	t _{RSTL}	Oscillation time of the oscillator*2 + 100	_	μs	In stop mode, subclock mode, subsleep mode, watch mode, and power-on
		100	_	μs	In time-base timer mode

- *1: See "Source Clock/Machine Clock" for t_{MCLK}.
- *2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of μs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several μs and several ms.




Document Number: 002-07573 Rev. *B Page 39 of 72




14.4.4 Power-on Reset

$(V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	$(V_{SS} =$	0.0 V,	$T_A =$	= –40°C	to +85°C
--	-------------	--------	---------	---------	----------

Parameter	Symbol	Condition	Va	lue	Unit	Remarks
Faranietei	Symbol	Condition	Min	Max	Oilit	Kemarks
Power supply rising time	t _R	_	_	50	ms	
Power supply cutoff time	t _{OFF}	_	1	_	ms	Wait time until power-on



Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



Document Number: 002-07573 Rev. *B Page 40 of 72




14.4.5 Peripheral Input Timing

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Parameter Symbol Pin nam		Pin namo	Va	Value	
Faranieter	Symbol	Fili liame	Min	Max	Unit
Peripheral input "H" pulse width	t _{ILIH}	INT00 to INT07, EC0, EC1,TI1, TRG1	2 t _{MCLK} *	_	ns
Peripheral input "L" pulse width	t _{IHIL}	110100 to 110107, ECO, ECT, 111, TRG1	2 t _{MCLK} *	_	ns

^{*:} See "Source Clock/Machine Clock" for t_{MCLK}.



Document Number: 002-07573 Rev. *B Page 41 of 72



14.4.6 LIN-UART Timing

Sampling is executed at the rising edge of the sampling clock*1, and serial clock delay is disabled*2.

(ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

$$(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C})$$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit
raiametei	Symbol	Pili lialile	Condition	Min	Max	Oilit
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} *3	_	ns
$SCK \downarrow \rightarrow SOT$ delay time	t _{SLOVI}	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN → SCK ↑	t _{IVSHI}	SCK, SIN	operation output pin: C _L = 80 pF + 1 TTL	t _{MCLK} *3 + 190	_	ns
$SCK \uparrow \rightarrow valid SIN hold time$	t _{SHIXI}	SCK, SIN		0	_	ns
Serial clock "L" pulse width	t _{SLSH}	SCK		3 t _{MCLK} *3 - t _R	_	ns
Serial clock "H" pulse width	t _{SHSL}	SCK		t _{MCLK} *3 + 95	_	ns
$SCK \downarrow \to SOT$ delay time	t _{SLOVE}	SCK, SOT	External clock	_	2 t _{MCLK} *3 + 95	ns
Valid SIN → SCK ↑	t _{IVSHE}	SCK, SIN	operation output pin:	190	_	ns
SCK $\uparrow \rightarrow$ valid SIN hold time	t _{SHIXE}	SCK, SIN	C _L = 80 pF + 1 TTL	t _{MCLK} *3 + 95	_	ns
SCK fall time	t _F	SCK		_	10	ns
SCK rise time	t _R	SCK		_	10	ns


^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Document Number: 002-07573 Rev. *B Page 42 of 72

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "Source Clock/Machine Clock" for $t_{\mbox{\scriptsize MCLK}}$.









Sampling is executed at the falling edge of the sampling clock*1, and serial clock delay is disabled*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

Parameter	Symbol	Pin name	Condition	Va	lue	Unit
raiailletei	Syllibol	Fill lialite	Condition	Min	Max	Onit
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} *3	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVI}	SCK, SOT	Internal clock	-95	+95	ns
Valid SIN → SCK \downarrow	t _{IVSLI}	SCK, SIN	operation output pin: C _L = 80 pF + 1 TTL	t _{MCLK} *3 + 190	_	ns
$SCK \downarrow \to valid \; SIN \; hold \; time$	t _{SLIXI}	SCK, SIN		0	_	ns
Serial clock "H" pulse width	t _{SHSL}	SCK		3 t _{MCLK} *3 – t _R	_	ns
Serial clock "L" pulse width	t _{SLSH}	SCK		t _{MCLK} *3 + 95	_	ns
$SCK \uparrow \rightarrow SOT$ delay time	t _{SHOVE}	SCK, SOT	External clock	_	2 t _{MCLK} *3 + 95	ns
Valid SIN → SCK \downarrow	t _{IVSLE}	SCK, SIN	operation output pin:	190	_	ns
$SCK \downarrow \rightarrow valid SIN hold time$	t _{SLIXE}	SCK, SIN	C _L = 80 pF + 1 TTL	t _{MCLK} *3 + 95	_	ns
SCK fall time	t _F	SCK		_	10	ns
SCK rise time	t _R	SCK		_	10	ns


^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.


Document Number: 002-07573 Rev. *B Page 44 of 72

^{*2:} The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

^{*3:} See "Source Clock/Machine Clock" for t_{MCLK}.










Sampling is executed at the rising edge of the sampling $\operatorname{clock}^{*1}$, and serial clock delay is enabled*². (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

Parameter	Symbol	ol Pin name Condition		Va	Unit	
raiametei	Symbol Fill hame Condition		Min	Max	Oilit	
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} *3	_	ns
$SCK \uparrow \to SOT \ delay\ time$	t _{SHOVI}	SCK, SOT	Internal clock	-95	+95	ns
$Valid\;SIN\toSCK\;\!\downarrow$	t _{IVSLI}	SCK, SIN	operation output pin:	t _{MCLK} *3 + 190	_	ns
SCK \downarrow \rightarrow valid SIN hold time	t _{SLIXI}	SCK, SIN	C _L = 80 pF + 1 TTL	0	_	ns
$SOT \to SCK \downarrow delay \; time$	t _{SOVLI}	SCK, SOT		_	4 t _{MCLK} *3	ns

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*3: See "Source Clock/Machine Clock" for t_{MCLK}.



Document Number: 002-07573 Rev. *B Page 46 of 72

^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.




Sampling is executed at the falling edge of the sampling clock*1, and serial clock delay is enabled*2. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Pin name Condition		Value		
r al allietei	Symbol	Fill lialite	Condition	Min	Max	Unit	
Serial clock cycle time	t _{SCYC}	SCK		5 t _{MCLK} *3	_	ns	
$SCK \downarrow \to SOT$ delay time	t _{SLOVI}	SCK, SOT	Internal clock operation	-95	+95	ns	
$Valid\;SIN\toSCK\;\!\!\uparrow$	t _{IVSHI}	SCK, SIN	output pin:	t _{MCLK} *3 + 190	_	ns	
$SCK \uparrow \to valid \; SIN \; hold \; time$	t _{SHIXI}	SCK, SIN	C _L = 80 pF + 1 TTL	0	_	ns	
$SOT \to SCK \uparrow delay time$	t _{SOVHI}	SCK, SOT		_	4 t _{MCLK} *3	ns	

^{*1:} There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*3: See "Source Clock/Machine Clock" for t_{MCLK}.



Document Number: 002-07573 Rev. *B Page 47 of 72


^{*2:} The serial clock delay function is a function that delays the output signal of the serial clock for half clock.



14.4.7 Low-voltage Detection

(V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol		Value		Unit	Remarks
Faranietei	Symbol	Min	Тур	Max	Ullit	Remarks
Release voltage	V _{DL+}	2.52	2.7	2.88	V	At power supply rise
Detection voltage	V_{DL}	2.42	2.6	2.78	V	At power supply fall
Hysteresis width	V _{HYS}	70	100	_	mV	
Power supply start voltage	V _{off}	_	_	2.3	V	
Power supply end voltage	V _{on}	4.9	_	_	V	
Power supply voltage change time (at power supply rise)	t _r	3000	_	_	μs	Slope of power supply that the reset release signal generates within the rating (V _{DL+})
Power supply voltage change time (at power supply fall)	t _f	300	_	_	μs	Slope of power supply that the reset detection signal generates within the rating (V _{DL} -)
Reset release delay time	t _{d1}	_	_	300	μs	
Reset detection delay time	t _{d2}	_	_	20	μs	



Document Number: 002-07573 Rev. *B Page 48 of 72




14.4.8 I²C Timing

(V_{CC} = 5.0 V±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = -40°C to +85°C)

Parameter	Symbol	Pin name	Condition	Stan- dard-mode		Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	f _{SCL}	SCL		0	100	0	400	kHz
(Repeated) START condition hold time SDA \downarrow \rightarrow SCL \downarrow	t _{HD;STA}	SCL, SDA		4.0	_	0.6	_	μs
SCL clock "L" width	t _{LOW}	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	t _{HIGH}	SCL		4.0	_	0.6	_	μs
(Repeated) START condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t _{SU;STA}	SCL, SDA	R = 1.7 kΩ.	4.7	_	0.6	_	μs
Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$	t _{HD;DAT}	SCL, SDA	C = 50 pF*1	0	3.45 ^{*2}	0	0.9*3	μs
Data setup time SDA $\downarrow\uparrow$ \rightarrow SCL \uparrow	t _{SU;DAT}	SCL, SDA		0.25	_	0.1	_	μs
STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow	t _{SU;STO}	SCL, SDA		4	_	0.6	_	μs
Bus free time between STOP condition and START condition	t _{BUF}	SCL, SDA		4.7	_	1.3	_	μs

- *1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.
- *2: The maximum t_{HD;DAT} in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (t_{LOW}) does not extend.
- *3: A Fast-mode I^2C -bus device can be used in a Standard-mode I^2C -bus system, provided that the condition of $t_{SU;DAT} \ge 250$ ns is fulfilled.



Document Number: 002-07573 Rev. *B Page 49 of 72



(V_{CC} = 5.0 V±10%, AV_{SS} = V_{SS} = 0.0 V, T_A = $-40^{\circ}C$ to $+85^{\circ}C$)

Parameter	Sym-	Pin	Condition	Valu	ue* ²	Unit	Remarks
Parameter	bol	name	name Min Max		Max	Oilit	Remarks
SCL clock "L" width	t _{LOW}	SCL		(2 + nm/2)t _{MCLK} - 20	_	ns	Master mode
SCL clock "H" width	t _{HIGH}	SCL		(nm/2)t _{MCLK} – 20	(nm/2)t _{MCLK} + 20	ns	Master mode
START condition hold time	t _{HD;STA}	SCL, SDA		(–1 + nm/2)t _{MCLK} – 20	(-1 + nm)t _{MCLK} + 20	ns	Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the minimum value is applied.
STOP condition setup time	t _{SU;STO}	SCL, SDA		(1 + nm/2)t _{MCLK} - 20	(1 + nm/2)t _{MCLK} + 20	ns	Master mode
START condition setup time	t _{SU;STA}	SCL, SDA		(1 + nm/2)t _{MCLK} - 20	(1 + nm/2)t _{MCLK} + 20	ns	Master mode
Bus free time between STOP condition and START condition	t _{BUF}	SCL, SDA	R = 1.7 kΩ, C = 50 pF* ¹	(2 nm + 4)t _{MCLK} – 20	_	ns	
Data hold time	t _{HD;DAT}	SCL, SDA		3 t _{MCLK} – 20	_	ns	Master mode
Data setup time	^t su;dat	SCL, SDA		(-2 + nm/2)t _{MCLK} - 20	(-1 + nm/2)t _{MCLK} + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maxi- mum value is ap- plied.
Setup time be- tween clearing interrupt and SCL rising	t _{SU;INT}	SCL		(nm/2)t _{MCLK} – 20	(1 + nm/2)t _{MCLK} + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to the interrupt at the 8th SCL↓.

(Continued)

Document Number: 002-07573 Rev. *B Page 50 of 72



(Continued)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C to} +85^{\circ}\text{C})$

Parameter	Sym-	Pin	Condition	Valu	ue* ²	Unit	Remarks	
r ai ailletei	bol	name	Condition	Min	Max	Oilit	Remarks	
SCL clock "L" width	t _{LOW}	SCL		4 t _{MCLK} – 20	_	ns	At reception	
SCL clock "H" width	t _{HIGH}	SCL		4 t _{MCLK} – 20	_	ns	At reception	
START condition detection	t _{HD;STA}	SCL, SDA		2 t _{MCLK} – 20	_	ns	Not detected when 1 t _{MCLK} is used at reception	
STOP condition detection	t _{SU;STO}	SCL, SDA		2 t _{MCLK} – 20	_	ns	Not detected when 1 t _{MCLK} is used at reception	
RESTART condition detection condition	t _{SU;STA}	SCL, SDA		2 t _{MCLK} – 20	_	ns	Not detected when 1 t _{MCLK} is used at reception	
Bus free time	t _{BUF}	SCL, SDA		2 t _{MCLK} – 20	_	ns	At reception	
Data hold time	t _{HD;DAT}	SCL, SDA	R = 1.7 kΩ, C = 50 pF* ¹		2 t _{MCLK} – 20	_	ns	At slave transmission mode
Data setup time	t _{SU;DAT}	SCL, SDA			t _{LOW} - 3 t _{MCLK} - 20	_	ns	At slave transmission mode
Data hold time	t _{HD;DAT}	SCL, SDA		0	_	ns	At reception	
Data setup time	t _{SU;DAT}	SCL, SDA		t _{MCLK} - 20	_	ns	At reception	
SDA↓ → SCL↑ (at wakeup function)	t _{WAKEUP}	SCL, SDA		Oscillation stabilization wait time +2 t _{MCLK} - 20	_	ns		

^{*1:} R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- *2: See "Source Clock/Machine Clock" for t_{MCLK}.
 - m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I²C clock control register (ICCR0).
 - n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I²C clock control register (ICCR0).
 - The actual timing of I²C is determined by the values of m and n set by the machine clock (t_{MCLK}) and the CS4 to CS0 bits in the ICCR0 register.
 - · Standard-mode:

m and n can be set to values in the following range: 0.9 MHz < t_{MCLK} (machine clock) < 10 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{ll} (m,\,n) = (1,\,8) & : 0.9 \,\,\text{MHz} < t_{\text{MCLK}} \le 1 \,\,\text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4),\,(6,\,4),\,(7,\,4),\,(8,\,4) & : 0.9 \,\,\text{MHz} < t_{\text{MCLK}} \le 2 \,\,\text{MHz} \\ \end{array}$

 $\begin{array}{ll} (m,\,n) = (1,\,38),\,(5,\,8),\,(6,\,8),\,(7,\,8),\,(8,\,8) \\ (m,\,n) = (1,\,98) \end{array} \\ \begin{array}{ll} :0.9 \; \text{MHz} < t_{\text{MCLK}} \le 4 \; \text{MHz} \\ :0.9 \; \text{MHz} < t_{\text{MCLK}} \le 10 \; \text{MHz} \end{array}$

• Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < t_{MCLK} (machine clock) < 10 MHz.

The usable frequencies of the machine clock are determined by the settings of m and n as shown below.

 $\begin{array}{ll} (m,\,n) = (1,\,8) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 4 \; \text{MHz} \\ (m,\,n) = (1,\,22),\,(5,\,4) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 8 \; \text{MHz} \\ (m,\,n) = (6,\,4) & : 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 10 \; \text{MHz} \end{array}$




14.4.9 UART/SIO, Serial I/O Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$


Parameter	Symbol Pin name		Condition	Va	Unit	
Farameter			Condition	Min	Max	Oilit
Serial clock cycle time	t _{SCYC}	UCK0		4 t _{MCLK} *	_	ns
$UCK \downarrow \to UO$ time	t _{SLOV}	UCK0, UO0	Internal clock	-190	+190	ns
Valid UI → UCK ↑	t _{IVSH}	UCK0, UI0	operation	2 t _{MCLK} *	_	ns
UCK $\uparrow \rightarrow$ valid UI hold time	t _{SHIX}	UCK, UI0		2 t _{MCLK} *	_	ns
Serial clock "H" pulse width	t _{SHSL}	UCK0		4 t _{MCLK} *	_	ns
Serial clock "L" pulse width	t _{SLSH}	UCK0]	4 t _{MCLK} *	_	ns
$UCK \downarrow \to UO$ time	t _{SLOV}	UCK0, UO0	External clock operation	_	190	ns
Valid UI → UCK ↑	t _{IVSH}	UCK0, UI0		2 t _{MCLK} *	_	ns
$UCK \uparrow \to valid \; UI \; hold \; time$	t _{SHIX}	UCK0, UI0		2 t _{MCLK} *	_	ns

^{*:} See "Source Clock/Machine Clock" for $t_{\mbox{\scriptsize MCLK}}$.



Document Number: 002-07573 Rev. *B Page 52 of 72








14.4.10 MPG Input Timing

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition	Va	lue	Unit	Remarks
Farameter	Symbol	Fill liallie	Condition	Min	Max	Oilit	Remains
Input pulse width	t _{TIWH} t _{TIWL}	SNI0 to SNI2, DTTI	_	4 t _{MCLK}	_	ns	



Document Number: 002-07573 Rev. *B Page 54 of 72



14.5 A/D Converter

14.5.1 A/D Converter Electrical Characteristics

(V_{CC} = 4.0 V to 5.5 V, V_{SS} = 0.0 V, T_A = $-40^{\circ}C$ to $+85^{\circ}C$)


Davamatan	Cumbal	Value				Remarks
Parameter	Symbol	Min Typ Max		Max	Unit	Remarks
Resolution		_	_	10	bit	
Total error		-3	_	+3	LSB	
Linearity error	—	-2.5	_	+2.5	LSB	
Differential linear error		-1.9	_	+1.9	LSB	
Zero transition voltage	V _{OT}	V _{SS} – 1.5 LSB	V _{SS} + 0.5 LSB	V _{SS} + 2.5 LSB	V	
Full-scale transition voltage	V _{FST}	V _{CC} – 4.5 LSB	V _{CC} – 2 LSB	V _{CC} + 0.5 LSB	V	
Compare time		0.9	_	16500	μs	$4.5 \text{ V} \le \text{V}_{CC} \le 5.5 \text{ V}$
Compare time	_	1.8	_	16500	μs	4.0 V ≤ V _{CC} < 4.5 V
Compling time		0.6	_	∞	μs	$4.5~\text{V} \le \text{V}_{CC} \le 5.5~\text{V}$, with external impedance < $5.4~\text{k}\Omega$
Sampling time		1.2	_	∞	μs	$4.0~\text{V} \leq \text{V}_{CC} \leq 4.5~\text{V}$, with external impedance $\leq 2.4~\text{k}\Omega$
Analog input current	I _{AIN}	-0.3	_	+0.3	μΑ	
Analog input voltage	V _{AIN}	V _{SS}	_	V _{CC}	V	


Document Number: 002-07573 Rev. *B Page 55 of 72



14.5.2 Notes on Using the A/D Converter

- • External impedance of analog input and its sampling time
 - □ The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.





■ A/D conversion error

As $|V_{CC}-V_{SS}|$ decreases, the A/D conversion error increases proportionately.

Document Number: 002-07573 Rev. *B Page 56 of 72



14.5.3 Definitions of A/D Converter Terms

■ Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

■ Linearity error (unit: LSB)


It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" \leftarrow \rightarrow "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" \leftarrow \rightarrow "11 1111 1110") of the same device.

■ Differential linear error (unit: LSB)


It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

■ Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.









14.6 Flash Memory Write/Erase Characteristics

Parameter		Value		Unit	Remarks
Farameter	Min	Тур	Max	Oilit	Remarks
Sector erase time (2 Kbyte sector)	_	0.2* ¹	0.5* ²	s	The time of writing 00 _H prior to erasure is excluded.
Sector erase time (16 Kbyte sector)	_	0.5* ¹	7.5* ²	s	The time of writing 00 _H prior to erasure is excluded.
Byte writing time	_	21	6100* ²	μs	System-level overhead is excluded.
Erase/write cycle	100000	_	_	cycle	
Power supply voltage at erase/write	3.0	_	5.5	V	
Flash memory data retention time	20* ³	_	_	year	Average T _A = +85°C

^{*1:} T_A = +25°C, V_{CC} = 5.0 V, 100000 cycles

Document Number: 002-07573 Rev. *B Page 59 of 72


^{*2:} $T_A = +85$ °C, $V_{CC} = 3.0$ V, 100000 cycles

^{*3:} This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).




15. Sample Characteristics


■ Power supply current temperature characteristics




T_A[°C]









 $I_{CCT}-V_{CC} \\ T_A=+25^{\circ}C,\ F_{MPL}=16\ kHz\ (divided\ by\ 2) \\ Watch \ mode\ with\ the\ external\ clock\ operating$




 $I_{CTS}-V_{CC}$ $T_A=+25^{\circ}C,\,F_{MP}=2,\,4,\,8,\,10,\,16\;\text{MHz}\;\text{(divided by 2)}$ Time-base timer mode with the external clock operating




 $I_{CCLS}-T_{A} \\ V_{CC}=5.5 \text{ V, } F_{MPL}=16 \text{ kHz (divided by 2)} \\ \text{Subsleep mode with the external clock operating}$




 $I_{CCT}-T_{A} \\ V_{CC} = 5.5 \text{ V, } F_{MPL} = 16 \text{ kHz (divided by 2)} \\ Watch mode with the external clock operating}$



 $I_{CTS}-T_{A} \\ V_{CC} = 5.5 \text{ V, } F_{MPL} = 10, 16 \text{ kHz (divided by 2)} \\ \text{Time-base timer mode with the external clock operating}$











■ Input voltage characteristics






■ Output voltage characteristics





■ Pull-up characteristics





16. Mask Options

No.	Part Number	MB95F394H MB95F396H MB95F398H	MB95F394K MB95F396K MB95F398K	
	Selectable/Fixed	Fix	red	
1	Low-voltage detection reset	Without low-voltage detection reset With low-voltage detection reset		
2	Reset	With dedicated reset input	Without dedicated reset input	

Document Number: 002-07573 Rev. *B Page 66 of 72




17. Ordering Information


Part Number	Package
MB95F394HPMC-G-SNE2 MB95F394KPMC-G-SNE2 MB95F396HPMC-G-SNE2 MB95F396KPMC-G-SNE2 MB95F398HPMC-G-SNE2 MB95F398KPMC-G-SNE2	48-pin plastic LQFP (FPT-48P-M49)
MB95F394HPMC1-G-SNE2 MB95F394KPMC1-G-SNE2 MB95F396HPMC1-G-SNE2 MB95F396KPMC1-G-SNE2 MB95F398HPMC1-G-SNE2 MB95F398KPMC1-G-SNE2	52-pin plastic LQFP (FPT-52P-M02)
MB95F394HWQN-G-SNE1 MB95F394HWQN-G-SNERE1 MB95F394KWQN-G-SNERE1 MB95F394KWQN-G-SNERE1 MB95F396HWQN-G-SNE1 MB95F396KWQN-G-SNERE1 MB95F396KWQN-G-SNE1 MB95F396KWQN-G-SNERE1 MB95F398HWQN-G-SNE1 MB95F398HWQN-G-SNERE1 MB95F398KWQN-G-SNERE1 MB95F398KWQN-G-SNERE1 MB95F398KWQN-G-SNERE1	48-pin plastic QFN (LCC-48P-M11)

Document Number: 002-07573 Rev. *B Page 67 of 72




18. Package Dimension









52-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	10.00 × 10.00 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-52P-M02)	Code (Reference)	P-LFQFP52-10×10-0.65











19. Major Changes

Page	Section	Details
1	Features	Changed the main CR clock oscillation accuracy. $\pm 2\% \rightarrow \pm 2\%$ or $\pm 2.5\%$
		Added a remark about the main CR clock accuracy.
4	Product Line-up	Added FPT-52P-M02.
5	Packages And Corresponding Products	Added FPT-52P-M02.
6	Differences Among Products And Notes On Product Selection	Added a reference for the connection method in "• On-chip debug function".
8	Pin Assignment	Added the pin assignment diagram of FPT-52P-M02.
10 to 13	Pin Functions	Added the pin numbers of FPT-52P-M02.
34	Electrical Characteristics AC Characteristics Clock Timing	Changed the values of clock frequency (F_{CRH}). Added conditions related to the LQFP package and the QFN package for the values of clock frequency (F_{CRH}). Added footnotes *2 and *3.
58 to 63	Sample Characteristics	Added "Sample Characteristics".
65	Ordering Information	Added the part numbers of FPT-52P-M02.
67	Package Dimension	Added the package diagram of FPT-52P-M02.

NOTE: Please see "Document History" about later revised information.

Document History

	Document Title: MB95F394H/F396K/F398H/F394K/F396H/F398K CMOS F2MC-8FX MB95390H Series 8-bit Microcontrollers Document Number: 002-07573							
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
**	_	AKIH	07/27/2010	Migrated to Cypress and assigned document number 002-07573. No change to document contents or format.				
*A	5185613	AKIH	3/31/2016	Updated to Cypress template				
*B	5861659	YSAT	08/25/2017	Adapted new Cypress logo				

Document Number: 002-07573 Rev. *B Page 71 of 72



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

Products

Touch Sensing

USB Controllers

Wireless/RF

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot cypress.com/memory Memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

ot Technical Suppor

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

PSoC® Solutions

© Cypress Semiconductor Corporation 2010-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (without the right to sublicense) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-07573 Rev. *B Revised August 25, 2017 Page 72 of 72