(Continued)

- · Harvard architecture enabling program access and data access to be performed simultaneously
- Instructions compatible with the FR family

2. Internal peripheral resources

- General-purpose ports : Maximum 170 ports
- DMAC (DMA Controller)

Maximum of 5 channels able to operate simultaneously. (External to external: 1 channel)

3 transfer sources (external pin/internal peripheral/software)

Activation source can be selected using software.

Addressing mode specifies full 32-bit addresses (increment/decrement/fixed)

Transfer mode (demand transfer/burst transfer/step transfer/block transfer)

Transfer data size selectable from 8/16/32-bit

Multi-byte transfer enabled (by software)

DMAC descriptor in I/O areas (200_H to 240_H, 1000_H to 1024_H)

A/D converter (successive approximation type)

10-bit resolution: 24 channels Conversion time: minimum 1 μs

· External interrupt inputs: 14 channels

8 channels shared with CAN RX or I2C pins

Bit search module (for REALOS)

Function to search from the MSB (most significant bit) for the position of the first "0", "1", or changed bit in a word

· LIN-USART (full duplex double buffer): 5 channels

Clock synchronous/asynchronous selectable

Sync-break detection

Internal dedicated baud rate generator

• I²C bus interface (supports 400 kbps): 3 channels

Master/slave transmission and reception

Arbitration function, clock synchronization function

CAN controller (C-CAN): 3 channels

Maximum transfer speed: 1 Mbps

32 transmission/reception message buffers

- Stepper motor controller: 6 channels
 - 4 high current output to each channel

2 synchronized PWMs per channel (8/10-bit)

• Sound generator : 1 channel

Tone frequency: PWM frequency divide-by-two (reload value + 1)

· Alarm comparator: 1 channel

Monitor external voltage

Generate an interrupt in case of voltage lower/higher than the defined thresholds (reference voltage)

- 16-bit PPG timer: 12 channels
- 16-bit PFM timer: 1 channel
- 16-bit reload timer: 8 channels
- 16-bit free-run timer: 8 channels (1 channel each for ICU and OCU)
- Input capture: 8 channels (operates in conjunction with the free-run timer)
- Output compare: 4 channels (operates in conjunction with the free-run timer)
- Up/Down counter: 3 channels (3*8-bit or 1*16-bit + 1*8-bit)
- · Watchdog timer



(Continued)

- · Real-time clock
- · Low-power consumption modes : Sleep/stop mode function
- Supply Supervisor: Low voltage detection circuit for external VDD5 and internal 1.8V core voltage
- · Clock supervisor

Monitors the sub-clock (32 kHz) and the main clock (4 MHz) , and switches to a recovery clock (CR oscillator, etc.) when the oscillations stop.

- · Clock modulator
- · Clock monitor
- Sub-clock calibration

Corrects the real-time clock timer when operating with the 32 kHz or CR oscillator

- Main oscillator stabilization timer
 Generates an interrupt in sub-clock mode after the stabilization wait time has elapsed on the 23-bit stabilization wait time counter
- Sub-oscillator stabilization timer

 Generates an interrupt in main clock mode after the stabilization wait time has elapsed on the 15-bit stabilization wait time counter

3. Package and technology

- Package : QFP-208
- CMOS 0.18 μm technology
- Power supply range 3 V to 5 V (1.8 V internal logic provided by a step-down voltage converter)
- Operating temperature range: between 40°C and + T_{A(max)} *1

FUJITSU

^{1.} For maximum ambient temperature TA(max), please refer to "ORDERING INFORMATION" on page 134.

■ PRODUCT LINEUP

Feature	MB91V460A	MB91FV460B	MB91F465DA	MB91F467DA MB91F467DB
Max. core frequency (CLKB)	80MHz	100MHz	100MHz	96MHz
Max. resource frequency (CLKP)	40MHz	50MHz	50MHz	48MHz
Max. external bus freq. (CLKT)	40MHz	50MHz	50MHz	48MHz
Max. CAN frequency (CLKCAN)	20MHz	50MHz	50MHz	48MHz
Technology	0.35um	0.18um	0.18um	0.18um
Software-Watchdog	yes	yes	yes	yes
Hardware-Watchdog (RC osc. based)	yes (disengageable)	yes (disengageable), can be activated in SLEEP/STOP	yes	yes
Bit Search	yes	yes	yes	yes
Reset input (INITX)	yes	yes	yes	yes
Hardware Standby input (HSTX)	yes	no	no	no
Clock Modulator	yes	yes	yes	yes
Clock Monitor	yes	yes	yes	yes
Low Power Mode	yes	yes	yes	yes
DMA	5 ch	5 ch	5 ch	5 ch
MAC (uDSP)	no	no	no	no
MMU/MPU	MPU (16 ch) 1)	MPU (16 ch) 1)	MPU (8 ch) 1)	MPU (8 ch) 1)
Flash memory	Emulation SRAM 32bit read data	2112 KByte or exter- nal emulation SRAM	544 KByte	1088 KByte
Flash Protection	-	yes	yes	yes
D-RAM	64 KByte	64 KByte	32 KByte	32 KByte
ID-RAM	64 KByte	64 KByte	16 KByte	32 KByte
Flash-Cache (Instruction cache)	16 KByte	16 KByte	8 KByte	8 KByte
Boot-ROM / BI-ROM	4 KByte fixed	16 KByte Boot Flash	4 KByte	4 KByte
RTC	1 ch	1 ch	1 ch	1 ch
Free Running Timer	8 ch	8 ch	8 ch	8 ch
ICU	8 ch	8 ch	8 ch	8 ch
OCU	8 ch	8 ch	4 ch	4 ch
Reload Timer	8 ch	8 ch	8 ch	8 ch
PPG 16-bit	16 ch	16 ch	12 ch	12 ch
PFM 16-bit	1 ch	1 ch	1 ch	1 ch
Sound Generator	1 ch	1 ch	1 ch	1 ch

Feature	MB91V460A	MB91FV460B	MB91F465DA	MB91F467DA MB91F467DB
Up/Down Counter (8/16-bit)	Down Counter (8/16-bit) 4 ch (8-bit) / 2 ch (16-bit)		3 ch (8-bit) / 1 ch (16- bit)	3 ch (8-bit) / 1 ch (16- bit)
C_CAN	6 ch (128msg)	6 ch (128msg)	3 ch (32msg)	3 ch (32msg)
LIN-USART	4 ch + 4 ch FIFO + 8 ch	16 ch FIFO	1 ch + 4 ch FIFO	1 ch + 4 ch FIFO
I2C (400k)	4 ch	8 ch	3 ch	3 ch
FR external bus	yes (32bit addr, 32bit data)	yes (32bit addr, 32bit data)	yes (26bit addr, 32bit data)	yes (26bit addr, 32bit data)
External Interrupts	16 ch	32 ch	14 ch	14 ch
SMC	6 ch	6 ch	6 ch	6 ch
ADC (10 bit)	32 ch	32 ch, with Range Comparator	24 ch	24 ch
Alarm Comparator	2 ch	2 ch	1 ch	1 ch
Supply Supervisor (low voltage detection)	yes	yes	yes	yes
Clock Supervisor	yes	yes	yes	yes
Main clock oscillator	4MHz	4MHz	4MHz	4MHz
Sub clock oscillator	32kHz	32kHz	32kHz	32kHz
RC Oscillator	100kHz	100kHz / 2MHz	100kHz / 2MHz	100kHz / 2MHz
PLL	x 20	x 25	x 25	x 24
DSU4	yes	yes	-	-
EDSU	yes (32 BP) *1	yes (32 BP) *1	yes (16 BP) *1	yes (16 BP) *1
Supply Voltage	3V / 5V	1.8V + 3V / 5V	3V / 5V	3V / 5V
Regulator	yes	no	yes	yes
Power Consumption	n.a.		< 1.3 W	< 2.0 W
Temperatur Range (T _A)	070 °C	070 °C	-40T _{A(max)} °C *2	-40T _{A(max)} °C *2
Package	BGA660	BGA896	QFP208	QFP208
Power on to PLL run	< 20 ms	< 20 ms	< 20 ms	< 20 ms
Flash Download Time	n.a.	< 8 sec typical	< 5 sec. typical	< 6 sec typical

^{*1 :} MPU channels use EDSU breakpoint registers (shared operation between MPU and EDSU).

^{*2 :} For maximum ambient temperature T_{A(max)}, please refer to "ORDERING INFORMATION" on page 134.

■ PIN ASSIGNMENT

VSS6 P01_0/D16 P01_1/D17 P01_2/D18 P01_3/D19 P01_4/D20 P01_6/D21 P01_6/D21 P01_6/D22 P01_7/D23 P00_0/D24 P00_1/D25 P00_3/D27 P00_4/D28 P00_5/D29 P00_5/D29 P00_6/D30

P08_3/WRX3 P08_4/RDX P08_5/BGRNTX

VDD35

MB91F465DA, MB91F467Dx

(TOP VIEW) PUDDSS
PU VDD5
P29_7/AN7
P29_6/AN6
P29_5/AN5
P29_4/AN4
P29_3/AN3
P29_2/AN2
P29_1/AN1
P29_0/AN0
P29_1/AN1
P29_0/AN0
ALAFM_0
ALAFM_0
ALAFM_10
AVC5_AVFH5
AVFH5
AVFH5
AVFH5
AVFH6
AVFH61/SSO
P16_7/PPG15/ATGX
P16_6/PPG14/PFM
P16_5/PPG13/SSO
P16_4/PPG19/SSO
P16_4/PPG19/SSO
P16_4/PPG19/SSO
P16_4/PPG19/SSO
P16_4/PPG19/SSO
P16_4/PPG19/SSO
P16_4/PPG19/SSO
P17_7/PPG7
P17_6/PPG6
P17_7/PPG7
P17_6/PPG6
P17_7/PPG7
P17_6/PPG6
P17_4/PPG4
VSSS
VDD5
P14_7/ICU7/TIN7/TTG7/15
P14_6/ICU6/TIN6/TTG6/14
P14_5/ICU6/TIN6/TTG6/14
P14_5/ICU6/TIN6/TTG6/14
P14_5/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P14_3/ICU6/TIN6/TTG6/14
P15_3/OCU6/TIN6/TTG6/15
P15_3/OCU6/TOT0
P15_1/OCU6/TIN6/TTG6/17 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 PO. 6 (D30) PO. 7 (D31) PO. 7 (D40) PO. 1 (A1) PO. 2 (A2) PO. 3 (A3) PO. 4 (A4) PO. 5 (A5) PO. 6 (A6) PO. 7 (A7) VDD35 PO. 6 (A6) PO. 2 (A10) PO. 3 (A11) PO. 3 (A11) PO. 5 (A12) PO. 5 (A12) PO. 5 (A14) PO. 6 (A 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 44 45 46 47 48 49 **QFP-208** P15_0/OCU/O/TOTO
P18_6/SCX7/ZIN3/CX7
P18_5/SCX17/BIN3
P18_4/SIN7/AIN3
P18_2/SCX6/ZIN2/CX6
P18_1/SCX16/ZIN2/CX6
P18_1/SCX16/AIN2
P19_6/SCX5/CX5
P19_5/SCX15
P19_4/SIN5
P19_5/SCX15/CX6 114 113 112 111 110 109 108 107 106 105 P19_2/SOK4/OK4 P19_1/SOT4 P19_0/SIN4 VS95 KYNNAPA88 PRANKANABA85 PRANKANABA85 PRANKANABA85 PRANKANABA85 PRANKANABA85 PRANKANABA85 PRANKANABA85 PRANKANABA POB 6/8787
POB 6/8787
POB 7/6787

FPT-208P-M04

20

■ PIN DESCRIPTION

1. MB91F465DA, MB91F467Dx

2 to 9 P01_0 to P01_7 D16 to D23 I/O A General-purpose input/output ports Signal pins of external data bus (bit16 to bit23) General-purpose input/output ports I/O A General-purpose input/output ports Signal pins of external data bus (bit24 to bit33) Signal pins of external data bus (bit24 to bit33) Report of the port of the por	1)
D16 to D23 P00_0 to P00_7 D24 to D31 Signal pins of external data bus (bit16 to bit23 General-purpose input/output ports Signal pins of external data bus (bit24 to bit33 Signal pins of external data bus (bit24 to bit33 General-purpose input/output ports General-purpose input/output ports	1)
10 to 17 D24 to D31 I/O A Signal pins of external data bus (bit24 to bit31 General-purpose input/output ports	,
D24 to D31 Signal pins of external data bus (bit24 to bit31 Signal pins of external da	,
1 18 to 25	
10 to 25	
A0 to A7 Signal pins of external address bus (bit0 to bi	t7)
28 to 35 P06_0 to P06_7 I/O A General-purpose input/output ports	
A8 to A15 Signal pins of external address bus (bit8 to bit)	t15)
36 to 43 P05_0 to P05_7 I/O A General-purpose input/output ports	
A16 to A23 Signal pins of external address bus (bit16 to be a signal pins of external address bus address)	oit23)
44, 45 P04_0, P04_1 I/O A General-purpose input/output ports	
A24, A25 Signal pins of external address bus (bit24, bit	25)
46 to 49 P08_0 to P08_3 I/O A General-purpose input/output ports	
46 to 49 WRX0 to WRX3 I/O A External write strobe output pins	
P08_4 General-purpose input/output port	
SO RDX I/O A External read strobe output pin	
P08_5 General-purpose input/output port	
51 BGRNTX I/O A External bus release reception output pin	
P08_6 I/O A General-purpose input/output port	
54 BRQ I/O A External bus release request input pin	
P08_7 I/O A General-purpose input/output port	
S5 RDY I/O A External ready input pin	
P09_0 to P09_3 General-purpose input/output ports	
56 to 59 CSX0 to CSX3 I/O A Chip select output pins	
General-purpose input/output ports	
60, 61 CSX6, CSX7 I/O A Chip select output pins	
P10_1 General-purpose input/output port	
62 ASX I/O A Address strobe output pin	
P10_2 General-purpose input/output port	
BAAX I/O A Burst address advance output pin	
P10_3 General-purpose input/output port	
64 WEX I/O A Write enable output pin	
P10_4 General-purpose input/output port	
65 MCLKO I/O A Clock output pin for memory	



(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
	P10_5	1/0	Α	General-purpose input/output port
66	MCLKI	I/O		Clock input pin for memory
67	P10_6	I/O	Δ.	General-purpose input/output port
67	MCLKE	1/0	Α	Clock enable signal pin for memory
68	MONCLK	0	М	Clock monitor pin
70	MD_2	I	G	
71	MD_1	I	G	Mode setting pins
72	MD_0	I	G	
73	INITX	I	Н	External reset input pin
74	X1A	_	J2	Sub clock (oscillation) output
75	X0A	_	J2	Sub clock (oscillation) input
76	X1	_	J1	Clock (oscillation) output
77	X0	_	J1	Clock (oscillation) input
83 to 86	P24_0 to P24_3	1/0	Δ.	General-purpose input/output ports
03 10 00	INT0 to INT3	I/O A	External interrupt input pins	
	P24_4			General-purpose input/output port
87	INT4	I/O	С	External interrupt input pin
	SDA2			I ² C bus DATA input/output pin
	P24_5			General-purpose input/output port
88	INT5	I/O	o c	External interrupt input pin
	SCL2			I ² C bus clock input/output pin
	P24_6			General-purpose input/output port
89	INT6	I/O	С	External interrupt input pin
	SDA3			I ² C bus DATA input/output pin
	P24_7			General-purpose input/output port
90	INT7	I/O	С	External interrupt input pin
	SCL3			I ² C bus clock input/output pin
	P23_0			General-purpose input/output port
91	RX0	I/O A	RX input pin of CAN0	
	INT8			External interrupt input pin
92	P23_1	1/0	Λ	General-purpose input/output port
92	TX0	1/0	I/O A	TX output pin of CAN0
	P23_2			General-purpose input/output port
93	RX1	I/O	Α	RX input pin of CAN1
	INT9			External interrupt input pin



(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
94	P23_3	I/O	Α	General-purpose input/output port
34	TX1	1/0		TX output pin of CAN1
	P23_4			General-purpose input/output port
95	RX2	I/O	Α	RX input pin of CAN2
	INT10			External interrupt input pin
96	P23_5	I/O	A	General-purpose input/output port
90	TX2	1/0		TX output pin of CAN2
97	P22_0	I/O	А	General-purpose input/output port
91	INT12	1/0		External interrupt input pin
98	P22_2	I/O	А	General-purpose input/output port
90	INT13	1/0		External interrupt input pin
	P22_4			General-purpose input/output port
99	SDA0	I/O	С	I ² C bus data input/output pin
	INT14			External interrupt input pin
100	P22_5	I/O	С	General-purpose input/output port
100	SCL0			I ² C bus clock input/output pin
	P20_0		А	General-purpose input/output port
101	SIN2	I/O		Data input pin of USART2
	AIN0			Up/down counter input pin
	P20_1			General-purpose input/output port
102	SOT2	I/O	Α	Data output pin of USART2
	BIN0			Up/down counter input pin
	P20_2			General-purpose input/output port
103	SCK2	I/O	Λ	Clock input/output pin of USART2
103	ZIN0	1/0	A	Up/down counter input pin
	CK2			External clock input pin of free-run timer 2
106	P19_0	I/O	۸	General-purpose input/output port
100	SIN4	1/0	A	Data input pin of USART4
107	P19_1	I/O	Λ	General-purpose input/output port
107	SOT4	1/0	A	Data output pin of USART4
	P19_2			General-purpose input/output port
108	SCK4	I/O	Α	Clock input/output pin of USART4
	CK4			External clock input pin of free-run timer 4

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
109	P19_4	I/O A	General-purpose input/output port	
109	SIN5	1/0	A	Data input pin of USART5
110	P19_5	I/O	А	General-purpose input/output port
110	SOT5	1/0		Data output pin of USART5
	P19_6			General-purpose input/output port
111	SCK5	I/O	Α	Clock input/output pin of USART5
	CK5			External clock input pin of free-run timer 5
	P18_0			General-purpose input/output port
112	SIN6	I/O	Α	Data input pin of USART6
Ī	AIN2			Up/down counter input pin
	P18_1			General-purpose input/output port
113	SOT6	I/O	Α	Data output pin of USART6
Ì	BIN2			Up/down counter input pin
	P18_2) A	General-purpose input/output port
114	SCK6	1/0		Clock input/output pin of USART6
114	ZIN2	I/O	A	Up/down counter input pin
Ì	CK6			External clock input pin of free-run timer 6
	P18_4			General-purpose input/output port
115	SIN7	I/O	/O A	Data input pin of USART7
	AIN3			Up/down counter input pin
	P18_5			General-purpose input/output port
116	SOT7	I/O	Α	Data output pin of USART7
Ì	BIN3			Up/down counter input pin
	P18_6			General-purpose input/output port
117	SCK7	I/O	A	Clock input/output pin of USART7
117	ZIN3	1/0		Up/down counter input pin
	CK7			External clock input pin of free-run timer 7
	P15_0 to P15_3			General-purpose input/output ports
118 to 121	OCU0 to OCU3	I/O	Α	Output compare output pins
	TOT0 to TOT3			Reload timer output pins
	P14_0 to P14_7			General-purpose input/output ports
	ICU0 to ICU7			Input capture input pins
122 to 129	TIN0 to TIN7	I/O	Α	External trigger input pins of reload timer
•	TTG8 to TTG11, TTG4/12 to TTG7/15			External trigger input pins of PPG timer



(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
132 to 135	P17_4 to P17_7	I/O	А	General-purpose input/output ports
132 10 133	PPG4 to PPG7	1/0		Output pins of PPG timer
136 to 139	P16_0 to P16_3	I/O	А	General-purpose input/output ports
130 10 139	PPG8 to PPG11	1/0		PPG timer output pins
	P16_4			General-purpose input/output port
140	PPG12	I/O	Α	Output pin of PPG timer
	SGA			SGA output pin of sound generator
	P16_5			General-purpose input/output port
141	PPG13	I/O	Α	Output pin of PPG timer
	SGO			SGO output pin of sound generator
	P16_6			General-purpose input/output port
142	PPG14	I/O	Α	Output pin of PPG timer
	PFM			Pulse frequency modulator output pin
	P16_7			General-purpose input/output port
143	PPG15	I/O	Α	PPG timer output pin
	ATGX			A/D converter external trigger input pin
147	ALARM_0	I	N	Alarm comparator input pin
148 to 155	P29_0 to P29_7	I/O	В	General-purpose input/output ports
140 10 100	AN0 to AN7	1/0		Analog input pins of A/D converter
	P27_0			General-purpose input/output port
158	SMC1P0	I/O	F	Controller output pin of Stepper motor
	AN16			Analog input pin of A/D converter
	P27_1			General-purpose input/output port
159	SMC1M0	I/O	F	Controller output pin of Stepper motor
	AN17			Analog input pin of A/D converter
	P27_2			General-purpose input/output port
160	SMC2P0	I/O	F	Controller output pin of Stepper motor
	AN18			Analog input pin of A/D converter
	P27_3			General-purpose input/output port
161	SMC2M0	I/O	F	Controller output pin of Stepper motor
	AN19			Analog input pin of A/D converter
	P27_4			General-purpose input/output port
164	SMC1P1	I/O	F	Controller output pin of Stepper motor
	AN20			Analog input pin of A/D converter (Continued)

(Continued)

Pin no.	Pin name	I/O	I/O circuit type*	Function
	P27_5			General-purpose input/output port
165	SMC1M1	I/O	F	Controller output pin of Stepper motor
	AN21			Analog input pin of A/D converter
	P27_6			General-purpose input/output port
166	SMC2P1	I/O	F	Controller output pin of Stepper motor
	AN22			Analog input pin of A/D converter
	P27_7			General-purpose input/output port
167	SMC2M1	I/O	F	Controller output pin of Stepper motor
	AN23			Analog input pin of A/D converter
	P26_0			General-purpose input/output port
168	SMC1P2	I/O	F	Controller output pin of Stepper motor
	AN24			Analog input pin of A/D converter
	P26_1			General-purpose input/output port
169	SMC1M2	I/O	F	Controller output pin of Stepper motor
	AN25			Analog input pin of A/D converter
	P26_2			General-purpose input/output port
170	SMC2P2	I/O	F	Controller output pin of Stepper motor
	AN26			Analog input pin of A/D converter
	P26_3			General-purpose input/output port
171	SMC2M2	I/O	F	Controller output pin of Stepper motor
	AN27			Analog input pin of A/D converter
	P26_4			General-purpose input/output port
174	SMC1P3	I/O	F	Controller output pin of Stepper motor
	AN28			Analog input pin of A/D converter
	P26_5			General-purpose input/output port
175	SMC1M3	I/O	F	Controller output pin of Stepper motor
	AN29			Analog input pin of A/D converter
	P26_6			General-purpose input/output port
176	SMC2P3	I/O	F	Controller output pin of Stepper motor
	AN30			Analog input pin of A/D converter
	P26_7			General-purpose input/output port
177	SMC2M3	I/O	F	Controller output pin of Stepper motor
	AN31			Analog input pin of A/D converter


Pin no.	Pin name	I/O	I/O circuit type*	Function
470	P25_0	1/0	_	General-purpose input/output port
178	SMC1P4	I/O	E	Controller output pin of Stepper motor
179	P25_1	I/O	Е	General-purpose input/output port
179	SMC1M4	1/0		Controller output pin of Stepper motor
180	P25_2	I/O	Е	General-purpose input/output port
100	SMC2P4	1/0		Controller output pin of Stepper motor
181	P25_3	1/0	Е	General-purpose input/output port
101	SMC2M4	I/O		Controller output pin of Stepper motor
184	P25_4	1/0	Е	General-purpose input/output port
104	SMC1P5	1/0	I/O E	Controller output pin of Stepper motor
185	P25_5	1/0	_	General-purpose input/output port
100	SMC1M5	1/0	I/O E	Controller output pin of Stepper motor
186	P25_6	I/O		General-purpose input/output port
100	SMC2P5	1/0	E	Controller output pin of Stepper motor
187	P25_7	I/O	Е	General-purpose input/output port
107	SMC2M5	1/0		Controller output pin of Stepper motor
189	P13_0	I/O	Α	General-purpose input/output port
109	DREQ0	1/0	A	DMA external transfer request input
190	P13_1	I/O	Α	General-purpose input/output port
190	DACKX0	1/0	A	DMA external transfer acknowledge output pin
	P13_2			General-purpose input/output port
191	DEOTX0	I/O	Α	DMA external transfer EOT (End of Track) output pin
	DEOP0			DMA external transfer EOP (End of Process) output pin
192 to 199	P03_0 to P03_7	1/0	I/O A -	General-purpose input/output ports
192 10 199	D0 to D7	1/0		Signal pins of external data bus (bit0 to bit7)
200 to 207	P02_0 to P02_7	I/O	^	General-purpose input/output ports
200 10 207	D8 to D15	1/0) A	Signal pins of external data bus (bit8 to bit15)

^{* :} For information about the I/O circuit type, refer to "■ I/O CIRCUIT TYPES".

[Power supply/Ground pins]

Pin no.	Pin name	I/O	Function
1, 27, 53, 69, 79, 105, 131, 157, 188	VSS5		Ground pins
163, 173, 183	HVSS5		Ground pins for Stepper motor controller
26, 52, 208	VDD35		Power supply pins for external data bus
78, 104, 130, 156	VDD5		Power supply pins
162, 172, 182	HVDD5	Supply	Power supply pins for Stepper motor controller
81, 82	VDD5R		Power supply pins for internal regulator
144	AVSS5		Analog ground pin for A/D converter
146	AVCC5		Power supply pin for A/D converter
145	AVRH5		Reference power supply pin for A/D converter
80	VCC18C		Capacitor connection pin for internal regulator

■ I/O CIRCUIT TYPES



Туре	Circuit	Remarks
С	pull-up control data line pull- down control CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs standby control for input shutdown	CMOS level output (Io _L = 3mA, Io _H = -3mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx.
D	pull-up control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs standby control for input shutdown analog input	CMOS level output (I _{OL} = 3mA, I _{OH} = -3mA) 2 different CMOS hysteresis inputs with input shutdown function Automotive input with input shutdown function TTL input with input shutdown function Programmable pull-up resistor: 50kΩ approx. Analog input

Туре	Circuit	Remarks
E	pull-up control driver strength control data line pull- down control CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown	CMOS level output (programmable IoL = 5mA, IoH = -5mA
F	pull-up control driver strength control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs TTL input standby control for input shutdown analog input	CMOS level output (programmable IoL = 5mA, IoH = -5mA

Туре	Circuit	Remarks
G	R Hysteresis inputs	Mask ROM and EVA device: CMOS Hysteresis input pin Flash device: CMOS input pin 12 V withstand (for MD [2:0])
Н	Pull-up Resistor Hysteresis inputs	CMOS Hysteresis input pin Pull-up resistor value: 50 kΩ approx.
J1	X1 R R R R FCI or osc disable	 High-speed oscillation circuit: Programmable between oscillation mode (external crystal or resonator connected to X0/X1 pins) and Fast external Clock Input (FCI) mode (external clock connected to X0 pin) Feedback resistor = approx. 2 * 0.5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled or in FCI mode.
J2	X1A Xout R XOA Osc disable	 Low-speed oscillation circuit: Feedback resistor = approx. 2 * 5 MΩ. Feedback resistor is grounded in the center when the oscillator is disabled.

Туре	Circuit	Remarks
K	pull-up control driver strength control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs standby control for input shutdown LCD SEG/COM	CMOS level output (programmable IoL = 5mA, IoH = -5mA
L	pull-up control driver strength control data line pull- down control R CMOS hysteresis type1 CMOS hysteresis type2 Automotive inputs standby control for input shutdown VLCD	CMOS level output (programmable Io _L = 5mA, Io _H = -5mA

Туре	Circuit	Remarks
М	tri-state control data line	CMOS level tri-state output (IoL = 5mA, Iон = -5mA)
N	analog input line	Analog input pin with protection

■ HANDLING DEVICES

1. Preventing Latch-up

Latch-up may occur in a CMOS IC if a voltage higher than (VDD5, VDD35 or HVDD5) or less than (VSS5 or HVSS5) is applied to an input or output pin or if a voltage exceeding the rating is applied between the power supply pins and ground pins. If latch-up occurs, the power supply current increases rapidly, sometimes resulting in thermal breakdown of the device. Therefore, be very careful not to apply voltages in excess of the absolute maximum ratings.

2. Handling of unused input pins

If unused input pins are left open, abnormal operation may result. Any unused input pins should be connected to pull-up or pull-down resistor ($2K\Omega$ to $10K\Omega$) or enable internal pullup or pulldown resisters (PPER/PPCR) before the input enable (PORTEN) is activated by software. The mode pins MD_x can be connected to Vss5 or VDD5 directly. Unused ALARM input pins can be connected to AVss5 directly.

3. Power supply pins

In MB91460D series, devices including multiple power supply pins and ground pins are designed as follows; pins necessary to be at the same potential are interconnected internally to prevent malfunctions such as latchup. All of the power supply pins and ground pins must be externally connected to the power supply and ground respectively in order to reduce unnecessary radiation, to prevent strobe signal malfunctions due to the ground level rising and to follow the total output current ratings. Furthermore, the power supply pins and ground pins of the MB91460D series must be connected to the current supply source via a low impedance.

It is also recommended to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between power supply pin and ground pin near this device.

This series has a built-in step-down regulator. Connect a bypass capacitor of 4.7 μ F (use a X7R ceramic capacitor) to VCC18C pin for the regulator.

4. Crystal oscillator circuit

Noise in proximity to the X0 (X0A) and X1 (X1A) pins can cause the device to operate abnormally. Printed circuit boards should be designed so that the X0 (X0A) and X1 (X1A) pins, and crystal oscillator, as well as bypass capacitors connected to ground, are located near the device and ground.

It is recommended that the printed circuit board layout be designed such that the X0 and X1 pins or X0A and X1A pins are surrounded by ground plane for the stable operation.


Please request the oscillator manufacturer to evaluate the oscillational characteristics of the crystal and this device.

5. Notes on using external clock

When using the external clock, it is necessary to simultaneously supply the X0 (X0A) and the X1 (X1A) pins. In the described combination, X1 (X1A) should be supplied with a clock signal which has the opposite phase to the X0 (X0A) pins. At X0 and X1, a frequency up to 16 MHz is possible.

(Continued)

Example of using opposite phase supply



6. Mode pins (MD_x)

These pins should be connected directly to the power supply or ground pins. To prevent the device from entering test mode accidentally due to noise, minimize the lengths of the patterns between each mode pin and power supply pin or ground pin on the printed circuit board as possible and connect them with low impedance.

7. Notes on operating in PLL clock mode

If the oscillator is disconnected or the clock input stops when the PLL clock is selected, the microcontroller may continue to operate at the free-running frequency of the self-oscillating circuit of the PLL. However, this self-running operation cannot be guaranteed.

8. Pull-up control

The AC standard is not guaranteed in case a pull-up resistor is connected to the pin serving as an external bus pin.

9. Notes on PS register

As the PS register is processed in advance by some instructions, when the debugger is being used, the exception handling may result in execution breaking in an interrupt handling routine or the displayed values of the flags in the PS register being updated.

As the microcontroller is designed to carry out reprocessing correctly upon returning from such an EIT event, the operation before and after the EIT always proceeds according to specification.

• The following behavior may occur if any of the following occurs in the instruction immediately after a DIV0U/DIV0S instruction:

- (a) a user interrupt or NMI is accepted;
- (b) single-step execution is performed;
- (c) execution breaks due to a data event or from the emulator menu.
 - 1. D0 and D1 flags are updated in advance.
 - 2. An EIT handling routine (user interrupt/NMI or emulator) is executed.
 - 3. Upon returning from the EIT, the DIV0U/DIV0S instruction is executed and the D0 and D1 flags are updated to the same values as those in 1.

• The following behavior occurs when an ORCCR, STILM, MOV Ri,PS instruction is executed to enable a user interrupt or NMI source while that interrupt is in the active state.

- 1. The PS register is updated in advance.
- An EIT handling routine (user interrupt/NMI or emulator) is executed.
- 3. Upon returning from the EIT, the above instructions are executed and the PS register is updated to the same value as in 1.

■ NOTES ON DEBUGGER

1. Execution of the RETI Command

If single-step execution is used in an environment where an interrupt occurs frequently, the corresponding interrupt handling routine will be executed repeatedly to the exclusion of other processing. This will prevent the main routine and the handlers for low priority level interrupts from being executed (For example, if the time-base timer interrupt is enabled, stepping over the RETI instruction will always break on the first line of the time-base timer interrupt handler).

Disable the corresponding interrupts when the corresponding interrupt handling routine no longer needs debugging.

2. Break function

If the range of addresses that cause a hardware break (including event breaks) is set to the address of the current system stack pointer or to an area that contains the stack pointer, execution will break after each instruction regardless of whether the user program actually contains data access instructions.


To prevent this, do not set (word) access to the area containing the address of the system stack pointer as the target of the hardware break (including an event breaks).

3. Operand break

It may cause malfunctions if a stack pointer exists in the area which is set as the DSU operand break. Do not set the access to the areas containing the address of system stack pointer as a target of data event break.

■ BLOCK DIAGRAM

1. MB91F465DA, MB91F467Dx



■ CPU AND CONTROL UNIT

The FR family CPU is a high performance core that is designed based on the RISC architecture with advanced instructions for embedded applications.

1. Features

· Adoption of RISC architecture

Basic instruction: 1 instruction per cycle

- General-purpose registers: 32-bit 16 registers
- · 4 Gbytes linear memory space
- · Multiplier installed

32-bit 32-bit multiplication: 5 cycles

16-bit 16-bit multiplication: 3 cycles

• Enhanced interrupt processing function

Quick response speed (6 cycles)

Multiple-interrupt support

Level mask function (16 levels)

• Enhanced instructions for I/O operation

Memory-to-memory transfer instruction

Bit processing instruction

Basic instruction word length: 16 bits

• Low-power consumption


Sleep mode/stop mode

2. Internal architecture

- The FR family CPU uses the Harvard architecture in which the instruction bus and data bus are independent of each other.
- A 32-bit
 ← 16-bit buffer is connected to the 32-bit bus (D-bus) to provide an interface between the CPU and peripheral resources.
- A Harvard
 ⇔ Princeton bus converter is connected to both the I-bus and D-bus to provide an interface between
 the CPU and the bus controller.


3. Programming model

3.1. Basic programming model



4. Registers

4.1. General-purpose register



Registers R0 to R15 are general-purpose registers. These registers can be used as accumulators for computation operations and as pointers for memory access.

Of the 16 registers, enhanced commands are provided for the following registers to enable their use for particular applications.

R13: Virtual accumulator


R14 : Frame pointer R15 : Stack pointer

Initial values at reset are undefined for R0 to R14. The value for R15 is 00000000H (SSP value).


4.2. PS (Program Status)

This register holds the program status, and is divided into three parts, ILM, SCR, and CCR.

All undefined bits (-) in the diagram are reserved bits. The read values are always "0". Write access to these bits is invalid.



4.3. CCR (Condition Code Register)



SV: Supervisor flag

S : Stack flag


I : Interrupt enable flagN : Negative enable flag

Z : Zero flag

V : Overflow flag

C : Carry flag

4.4. SCR (System Condition Register)



Flag for step division (D1, D0)


This flag stores interim data during execution of step division.

Step trace trap flag (T)

This flag indicates whether the step trace trap is enabled or disabled.


The step trace trap function is used by emulators. When an emulator is in use, it cannot be used in execution of user programs.

4.5. ILM (Interrupt Level Mask register)



This register stores interrupt level mask values, and the values stored in ILM4 to ILM0 are used for level masking. The register is initialized to value "01111_B" at reset.

4.6. PC (Program Counter)



The program counter indicates the address of the instruction that is being executed.

The initial value at reset is undefined.

4.7. TBR (Table Base Register)

bit 31	bit 0 Initial value
	000FFC00н
	

The table base register stores the starting address of the vector table used in EIT processing.

The initial value at reset is 000FFC00_H.

4.8. RP (Return Pointer)

b	it 31	bit 0	Initial value

The return pointer stores the address for return from subroutines.

During execution of a CALL instruction, the PC value is transferred to this RP register.

During execution of a RET instruction, the contents of the RP register are transferred to PC.

The initial value at reset is undefined.

4.9. USP (User Stack Pointer)

bit 31	_{bit 0} Initial value
	XXXXXXXH


The user stack pointer, when the S flag is "1", this register functions as the R15 register.

• The USP register can also be explicitly specified.

The initial value at reset is undefined.

• This register cannot be used with RETI instructions.

4.10. Multiply & divide registers



These registers are for multiplication and division, and are each 32 bits in length.

The initial value at reset is undefined.

■ EMBEDDED PROGRAM/DATA MEMORY (FLASH)

1. Flash features

- MB91F467Dx: 1088 Kbytes (16×64 Kbytes + 8×8 Kbytes) = 8.5 Mbits
- MB91F465DA: 544 Kbytes $(8 \times 64 \text{ Kbytes} + 4 \times 8 \text{ Kbytes}) = 4.25 \text{ Mbits}$
- · Programmable wait state for read/write access
- Flash and Boot security with security vector at 0x0014:8000 0x0014:800F
- · Boot security
- Basic specification: Same as MBM29LV400TC (except size and part of sector configuration)

2. Operation modes

- (1) 64-bit CPU mode (available on MB91F467Dx only):
 - CPU reads and executes programs in word (32-bit) length units.
 - · Flash writing is not possible.
 - · Actual Flash Memory access is performed in d-word (64-bit) length units.

(2) 32-bit CPU mode:

- MB91F465DA: CPU reads and executes programs in word (32-bit) length units.
 MB91F467Dx: CPU reads, writes and executes programs in word (32-bit) length units.
- Actual Flash Memory access is performed in word (32-bit) length units.

(3) 16-bit CPU mode:

- · CPU reads and writes in half-word (16-bit) length units.
- · Program execution from the Flash is not possible.
- Actual Flash Memory access is performed in half-word (16-bit) length units.

Note: The operation mode of the flash memory can be selected using a Boot-ROM function. The function start address is 0xBF60. The parameter description is given in the Hardware Manual in chapter 54.6 "Flash Access Mode Switching".

3. Flash access in CPU mode

3.1. Flash configuration

3.1.1. Flash memory map MB91F467Dx

Address									
0014:FFFFh 0014:C000h		SA6	(8KB)			SA7	(8KB)		
0014:BFFFh 0014:8000h		SA4	(8KB)		SA5 (8KB)				ROMS7
0014:7FFFh 0014:4000h		SA2	(8KB)		SA3 (8KB)				KOW57
0014:3FFFh 0014:0000h		SA0	(8KB)			SA1	(8KB)		
0013:FFFFh 0012:0000h		SA22	(64KB)			SA23 ((64KB)		ROMS6
0011:FFFFh 0010:0000h		SA20	(64KB)		SA21 (64KB)				KOW56
000F:FFFFh 000E:0000h		SA18	(64KB)		SA19 (64KB)				ROMS5
000D:FFFFh 000C:0000h		SA16	(64KB)		SA17 (64KB)				ROMS4
000B:FFFFh 000A:0000h		SA14	(64KB)		SA15 (64KB)				ROMS3
0009:FFFFh 0008:0000h		SA12	(64KB)			SA13 ((64KB)		ROMS2
0007:FFFFh 0006:0000h		SA10	(64KB)		SA11 (64KB)				ROMS1
0005:FFFFh 0004:0000h	SA8 (64KB)				SA9 (64KB)				ROMS0
	addr+0	addr+1	addr+2	addr+3	addr+4	addr+5	addr+6	addr+7	,
16bit read/write	dat[3	1:16]	dat[1	5:0]	dat[31:16] dat[15:0]				•
32bit read/write		dat[3	31:0]		dat[31:0]				
64bit read	dat[63:0]								

3.1.2. Flash memory map MB91F465DA

Addr									
0014:FFFFh 0014:C000h		SA6	(8KB)			SA7	(8KB)		
0014:BFFFh 0014:8000h		SA4	(8KB)		SA5 (8KB)				ROMS7
0014:7FFFh 0014:4000h		SA2	(8KB)			SA3 (8KB)			
0014:3FFFh 0014:0000h		SA0	(8KB)			SA1	(8KB)		
0013:FFFFh 0012:0000h		SA22	(64KB)			SA23	(64KB)		ROMS6
0011:FFFFh 0010:0000h		SA20	(64KB)		SA21 (64KB)			KOWSO	
000F:FFFFh 000E:0000h		SA18	(64KB)		SA19 (64KB)				ROMS5
000D:FFFFh 000C:0000h		SA16	(64KB)		SA17 (64KB)				ROMS4
000B:FFFFh 000A:0000h		SA14	(64KB)		SA15 (64KB)				ROMS3
0009:FFFFh 0008:0000h		SA12	(64KB)			SA13	(64KB)		ROMS2
0007:FFFFh 0006:0000h		SA10	(64KB)		SA11 (64KB)				ROMS1
0005:FFFFh 0004:0000h		SA8 (64KB)			SA9 (64KB)		ROMS0
	addr+0 addr+1 addr+2 addr+3		addr+4	addr+5	addr+6	addr+7			
16bit read/write	dat[31:16] dat[15:0]				dat[31:16] dat[15:0]			15:0]	
32bit read		dat[3	31:0]		dat[31:0]				
Legend	N	lemory not ava	ilable in this are	a	<u> </u>	Memory availa	ble in this area		
- 3 -		. ,			ivicition y available in this area				l

3.2. Flash access timing settings in CPU mode

The following tables list all settings for a given maximum Core Frequency (through the setting of CLKB or maximum clock modulation) for Flash read and write access.

3.2.1. Flash read timing settings (synchronous read)

		<u> </u>				
Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Remark
to 24 MHz	0	0	0	-	1	
to 48 MHz	0	0	1	-	2	
to 96 MHz	1	1	3	-	4	
to 100 MHz	1	1	3	-	4	not available on MB91F467Dx

3.2.2. Flash write timing settings (synchronous write)

Core clock (CLKB)	ATD	ALEH	EQ	WEXH	WTC	Remark
to 32 MHz	1	-	-	0	4	
to 48 MHz	1	-	-	0	5	
to 64 MHz	1	-	-	0	6	
to 96 MHz	1	-	-	0	7	
to 100 MHz	1	-	-	0	7	not available on MB91F467Dx

3.3. Address mapping from CPU to parallel programming mode

The following tables show the calculation from CPU addresses to flash macro addresses which are used in parallel programming.

3.3.1. Address mapping MB91F467Dx

CPU Address (addr)	Condition	Flash sectors	FA (flash address) Calculation
14:0000h to 14:FFFFh	addr[2]==0	SA0, SA2, SA4, SA6 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 05:0000h
14:0000h to 14:FFFFh	addr[2]==1	SA1, SA3, SA5, SA7 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 05:0000h + 00:2000h
04:0000h to 13:FFFFh	addr[2]==0	SA8, SA10, SA12, SA14, SA16, SA18, SA20, SA22 (64 Kbyte)	FA := addr - addr%02:0000 + (addr%02:0000h)/2 - (addr/2)%4 + addr%4 + 0C:0000h
04:0000h to 13:FFFFh	addr[2]==1	SA9, SA11, SA13, SA15, SA17, SA19, SA21, SA23 (64 Kbyte)	FA := addr - addr%02:0000h + (addr%02:0000h)/2 - (addr/2)%4 + addr%4 + 0C:0000h + 01:0000h

Note: FA result is without 20:0000h offset for parallel Flash programming.

Set offset by keeping FA[21] = 1 as described in section "Parallel Flash programming mode".

3.3.2. Address mapping MB91F465DA

CPU Address (addr)	Condition	Flash sectors	FA (flash address) Calculation
14:8000h to 14:FFFFh	addr[2]==0	SA4, SA6 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 0D:0000h
14:8000h to 14:FFFFh	addr[2]==1	SA5, SA7 (8 Kbyte)	FA := addr - addr%00:4000h + (addr%00:4000h)/2 - (addr/2)%4 + addr%4 - 0D:0000h + 00:2000h
08:0000h to 0F:FFFFh	addr[2]==0	SA12, SA14, SA16, SA18 (64 Kbyte)	FA := addr - addr%02:0000 + (addr%02:0000h)/2 - (addr/2)%4 + addr%4 + 00:0000h
08:0000h to 0F:FFFFh	addr[2]==1	SA13, SA15, SA17, SA19 (64 Kbyte)	FA := addr - addr%02:0000h + (addr%02:0000h)/2 - (addr/2)%4 + addr%4 - 00:0000h + 01:0000h

Note: FA result is without 10:0000h offset for parallel Flash programming .

Set offset by keeping FA[20] = 1 as described in section "Parallel Flash programming mode".

4. Parallel Flash programming mode

4.1. Flash configuration in parallel Flash programming mode

Parallel Flash programming mode (MD[2:0] = 111):

MB91F467Dx

FA[21:0]

003F:FFFFh SA23 (64KB) 003F:0000h 003E:FFFFh SA22 (64KB) 003E:0000h 003D:FFFFh SA21 (64KB) 003D:0000h 003C:FFFFh SA20 (64KB) 003B:FFFFh SA19 (64KB) 003B:0000h 003A:FFFFh SA18 (64KB) 003A:0000h 0039:FFFFh SA17 (64KB) 0039:0000h 0038:FFFFh SA16 (64KB) 0038:0000h 0037:FFFFh SA15 (64KB) 0037:0000h 0036:FFFFh SA14 (64KB) 0036:0000h 0035:FFFFh SA13 (64KB) 0035:0000h 0034:FFFFh SA12 (64KB) 0034:0000h 0033:FFFFh SA11 (64KB) 0033:0000h 0032:FFFFh SA10 (64KB) 0032:0000h 0031:FFFFh SA9 (64KB) 0031:0000h 0030:FFFFh SA8 (64KB) 0030:0000h 002F:FFFFh SA7 (8KB) 002F:DFFFh SA6 (8KB) 002F:C000h 002F:BFFFh SA5 (8KB) 002F:A000h 002F:9FFFh SA4 (8KB) 002F:8000h 002F·7FFFh SA3 (8KB) 002F:6000h SA2 (8KB) 002F:4000h 002F:3FFFh SA1 (8KB) 002F:2000h 002F:1FFFh SA0 (8KB) 002F:0000h FA[1:0]=00 FA[1:0]=10

Remark: Always keep FA[0] = 0 and FA[21] = 1

DQ[15:0]

DQ[15:0]

16bit write mode

MB91F465DA

001E:FFFFh 001E:0000h 001E:FFFFh 001E:0000h		(64KB)				
001E:0000h 001D:FFFFh	0.440					
	SA18 (64KB)					
001D:0000h	SA17 (64KB)					
001C:FFFFh 001C:0000h	SA16 (64KB)					
001B:FFFFh 001B:0000h	SA15 (64KB)					
001A:FFFFh 001A:0000h	SA14 (64KB)					
0019:FFFFh 0019:0000h	SA13 (64KB)					
0018:FFFFh 0018:0000h	SA12 (64KB)					
- 1	SA11 ((64KB)				
- 1	SA10 ((64KB)				
	SA9 (I	64KB)				
- 1	SA8 (64KB)				
0017:FFFFh 0017:E000h	SA7 (SA7 (8KB)				
0017:DFFFh 0017:C000h	SA6 (8KB)					
0017:BFFFh 0017:A000h	SA5 (8KB)					
0017:9FFFh 0017:8000h	SA4 (8KB)					
	SA3 (8KB)					
	SA2 (8KB) SA1 (8KB)					
	SA0 (8KB)					
	FA[1:0]=00	FA[1:0]=10				
16bit write mode	DQ[15:0]	DQ[15:0]				

Remark: Always keep FA[0] = 0 and FA[20] = 1

Legend

Memory available in this area
Memory not available in this area

4.2. Pin connections in parallel programming mode

Resetting after setting the MD[2:0] pins to [111] will halt CPU functioning. At this time, the Flash memory's interface circuit enables direct control of the Flash memory unit from external pins by directly linking some of the signals to General Purpose Ports. Please see table below for signal mapping.

In this mode, the Flash memory appears to the external pins as a stand-alone unit. This mode is generally set when writing/erasing using the parallel Flash programmer. In this mode, all operations of the 8.5 Mbits Flash memory's Auto Algorithms are available.

Correspondence between MBM29LV400TC and Flash Memory Control Signals

MBM29LV400TC External pins	FR-CPU mode	MB91F465DA, MB91F467Dx external pins			
		Flash memory mode	Normal function	Pin number	Comment
_	INITX	_	INITX	73	
RESET	_	FRSTX	P09_6	60	
_	_	MD_2	MD_2	70	Set to '1'
_	_	MD_1	MD_1	71	Set to '1'
_	_	MD_0	MD_0	72	Set to '1'
RY/BY	FMCS:RDY bit	RY/BYX	P09_0	56	
BYTE	Internally fixed to 'H'	BYTEX	P09_2	58	
WE	Internal control signal + control via interface circuit	WEX	P13_2	191	
OE		OEX	P13_1	190	
CE		CEX	P13_0	189	
_		ATDIN	P25_7	187	Set to '0'
_		EQIN	P25_6	186	Set to '0'
		TESTX	P09_3	59	Set to '1'
		RDYI	P09_1	57	Set to '0'
A-1		FA0	P25_5	185	Set to '0'
A0 to A3		FA1 to FA4	P27_0 to P27_3	158 to 161	
A4 to A7		FA5 to FA8	P27_4 to P27_7	164 to 167	
A8 to A11	Internal address bus	FA9 to FA12	P26_0 to P26_3	168 to 171	
A12 to A15		FA13 to FA16	P26_4 to P26_7	174 to 177	
A16 to A19		FA17 to FA20	P25_0 to P25_3	178 to 181	
_		FA21	P25_4	184	Not needed on MB91F465DA; Set to '1' on MB91F467Dx

DQ0 to DQ7	Internal data bus	DQ0 to DQ7	P03_0 to P03_7	192 to 199	
DQ8 to DQ15	miomar data sac	DQ8 to DQ15	P02_0 to P02_7	200 to 207	

5. Poweron Sequence in parallel programming mode

The flash memory can be accessed in programming mode after a certain wait time, which is needed for Security Vector fetch:

Minimum wait time after VDD5/VDD5R power on: 2.76 ms
Minimum wait time after INITX rising: 1.0 ms

6. Flash Security

6.1. Vector addresses

Two Flash Security Vectors (FSV1, FSV2) are located parallel to the Boot Security Vectors (BSV1, BSV2) controlling the protection functions of the Flash Security Module:

FSV1: 0x14:8000 BSV1: 0x14:8004 FSV2: 0x14:8008 BSV2: 0x14:800C

6.2. Security Vector FSV1

The setting of the Flash Security Vector FSV1 is responsible for the read and write protection modes and the individual write protection of the 8 Kbytes sectors.

6.2.1. FSV1 (bit31 to bit16)

The setting of the Flash Security Vector FSV1 bits [31:16] is responsible for the read and write protection modes.

Explanation of the bits in the Flash Security Vector FSV1 [31:16]

FSV1[31:19]	FSV1[18] Write Protection Level	FSV1[17] Write Protection	FSV1[16] Read Protection	Flash Security Mode
set all to "0"	set to "0"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "0"	set to "1"	set to "0"	Write Protection (all device modes, without exception)
set all to "0"	set to "0"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000") and Write Protection (all device modes)
set all to "0"	set to "1"	set to "0"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "0"	Write Protection (all device modes, except INTVEC mode MD[2:0] = "000")
set all to "0"	set to "1"	set to "1"	set to "1"	Read Protection (all device modes, except INTVEC mode MD[2:0] = "000") and Write Protection (all device modes except INTVEC mode MD[2:0] = "000")

6.2.2. FSV1 (bit15 to bit0)

The setting of the Flash Security Vector FSV1 bits [15:0] is responsible for the individual write protection of the 8 Kbytes sectors. It is only evaluated if write protection bit FSV1[17] is set.

Explanation of the bits in the Flash Security Vector FSV1 [15:0]

FSV1 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV1[0]	SA0 (MB91F467Dx)	set to "0"	set to "1"	
FSV1[1]	SA1 (MB91F467Dx)	set to "0"	set to "1"	
FSV1[2]	SA2 (MB91F467Dx)	set to "0"	set to "1"	
FSV1[3]	SA3 (MB91F467Dx)	set to "0"	set to "1"	
FSV1[4]	SA4	set to "0"		Write protection is mandatory!
FSV1[5]	SA5	set to "0"	set to "1"	
FSV1[6]	SA6	set to "0"	set to "1"	
FSV1[7]	SA7	set to "0"	set to "1"	
FSV1[8]	_	set to "0"	set to "1"	not available
FSV1[9]	_	set to "0"	set to "1"	not available
FSV1[10]	_	set to "0"	set to "1"	not available
FSV1[11]	_	set to "0"	set to "1"	not available
FSV1[12]	_	set to "0"	set to "1"	not available
FSV1[13]	_	set to "0"	set to "1"	not available
FSV1[14]	_	set to "0"	set to "1"	not available
FSV1[15]		set to "0"	set to "1"	not available

Note: It is mandatory to always set the sector where the Flash Security Vectors FSV1 and FSV2 are located to write protected (here sector SA4). Otherwise it is possible to overwrite the Security Vector to a setting where it is possible to either read out the Flash content or manipulate data by writing.

See section "Flash access in CPU mode" for an overview about the sector organisation of the Flash Memory.

6.3. Security Vector FSV2

The setting of the Flash Security Vector FSV2 bits [31:0] is responsible for the individual write protection of the 64 Kbytes sectors. It is only evaluated if write protection bit FSV1 [17] is set.

Explanation of the bits in the Flash Security Vector FSV2[31:0]

FSV2 bit	Sector	Enable Write Protection	Disable Write Protection	Comment
FSV2[0]	SA8 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[1]	SA9 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[2]	SA10 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[3]	SA11 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[4]	SA12	set to "0"	set to "1"	
FSV2[5]	SA13	set to "0"	set to "1"	
FSV2[6]	SA14	set to "0"	set to "1"	
FSV2[7]	SA15	set to "0"	set to "1"	
FSV2[8]	SA16	set to "0"	set to "1"	
FSV2[9]	SA17	set to "0"	set to "1"	
FSV2[10]	SA18	set to "0"	set to "1"	
FSV2[11]	SA19	set to "0"	set to "1"	
FSV2[12]	SA20 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[13]	SA21 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[14]	SA22 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[15]	SA23 (MB91F467Dx)	set to "0"	set to "1"	
FSV2[31:16]		set to "0"	set to "1"	not available

Note: See section "Flash access in CPU mode" for an overview about the sector organisation of the Flash Memory.

■ MEMORY SPACE

The FR family has 4 Gbytes of logical address space (2³² addresses) available to the CPU by linear access.

Direct addressing area

The following address space area is used for I/O.

This area is called direct addressing area, and the address of an operand can be specified directly in an instruction.

The size of directly addressable area depends on the length of the data being accessed as shown below.

Byte data access : 000_H to 0FF_H
Half word access : 000_H to 1FF_H
Word data access : 000_H to 3FF_H

■ MEMORY MAPS

1. MB91F465DA, MB91F467Dx

MB91F467Dx

0000000н	I/O (direct addressing area)
00000400н	1/0
00001000н	DMA
00002000н	
00004000н	Flash-Cache (8 KBytes)
00006000н	riasii caelle (o noytes)
00007000н	Flash memory control
00008000н	Tasimensi, control
0000В000н	
	Boot ROM (4 Kbytes)
0000С000н	CAN
0000D000н	
00028000н	D-RAM (0 wait, 32 Kbytes)
00030000н	ID-RAM (32 Kbytes)
00038000н	
00040000н	
	Flash memory (1088 Kbytes)
00150000н	
00180000н	External bus area
00500000н	
	External data bus
FFFFFFF	
Note:	Access prohibited areas
	·


MB91F465DA

0000000н	I/O (direct addressing area)
00000400н	1/0
00001000н	DMA
00002000н	DIVIA
00004000н	
	Flash-Cache (8 KBytes)
00006000н	
00007000н	Flash memory control
00008000н	
0000В000н	
	Boot ROM (4 Kbytes)
0000С000н	CAN
0000D000н	
00028000н	
00030000н	D-RAM (0 wait, 32 Kbytes)
00030000н	ID-RAM (16 Kbytes)
00034000н	
00040000н	External bus area
0008000н	
	Flash memory (512 Kbytes)
00100000н	External bus area
00148000н	Flash memory (32 Kbytes)
00150000н	
00180000н	
001000011	External bus area
00500000н	
	External data bus
FFFFFFF	

Note: Access prohibited areas

■ I/O MAP

MB91F465DA, MB91F467Dx



Note: Initial values of register bits are represented as follows:

" 1 " : Initial value " 1 " " 0 " : Initial value " 0 "

" X " : Initial value " undefined "

" - " : No physical register at this location

Access is barred with an undefined data access attribute.

A d d		Reg	ister		Dlask
Address	+ 0	+ 1	+ 2	+ 3	Block
000000н	PDR00 [R/W] XXXXXXXX	PDR01 [R/W] XXXXXXXX	PDR02 [R/W] XXXXXXXX	PDR03 [R/W] XXXXXXXX	
000004н	PDR04 [R/W] XX	PDR05 [R/W] XXXXXXXX	PDR06 [R/W] XXXXXXXX	PDR07 [R/W] XXXXXXXX	
000008н	PDR08 [R/W] XXXXXXXX	PDR09 [R/W] XX XXXX	PDR10 [R/W] - XXXXXX -	Reserved	
00000Сн	Reserved	PDR13 [R/W] XXX	PDR14 [R/W] XXXXXXXX	PDR15 [R/W] XXXX	R-bus
000010н	PDR16 [R/W] XXXXXXXX	PDR17 [R/W] XXXX	PDR18 [R/W] - XXX - XXX	PDR19 [R/W] - XXX - XXX	Port Data Register
000014н	PDR20 [R/W] XXX	Reserved	PDR22 [R/W] XX - X - X	PDR23 [R/W] XXXXXX	
000018н	PDR24 [R/W] XXXXXXXX	PDR25 [R/W] XXXXXXXX	PDR26 [R/W] XXXXXXXX	PDR27 [R/W] XXXXXXXX	
00001Сн	Reserved	PDR29 [R/W] XXXXXXXX	Rese		
000020н to 00002Сн		Reserved			
000030н	EIRR0 [R/W] XXXXXXXX	ENIR0 [R/W] 00000000		[R/W] 00000000	External interrupt (INT 0 to INT 7)
000034н	EIRR1 [R/W] XXXXXXXX	ENIR1 [R/W] 00000000		[R/W] 00000000	External interrupt (INT 8 to INT 10, INT 12 to INT 14)
000038н	DICR [R/W]	HRCL [R/W] 0 11111	Rese	erved	Delay Interrupt
00003Сн to 00004Сн	Reserved				Reserved
000050н	SCR02 [R/W, W] 00000000	SMR02 [R/W, W] 00000000	SSR02 [R/W, R] 00001000	RDR02/TDR02 [R/W] 00000000	LIN-USART
000054н	ESCR02 [R/W] 00000X00	ECCR02 [R/W, R, W] -00000XX	Reserved		2
000058н, 00005Сн		Reserved			

(Continued)

Address		Block			
Audiess	+ 0	+ 1	+ 2	+ 3	DIOCK
000060н	SCR04 [R/W, W] 00000000	SMR04 [R/W, W] 00000000	SSR04 [R/W, R] 00001000	RDR04/TDR04 [R/W] 00000000	LIN-USART 4
000064н	ESCR04 [R/W] 00000X00	ECCR04 [R/W, R, W] -00000XX	FSR04 [R] 00000	FCR04 [R/W] 0001 - 000	with FIFO
000068н	SCR05 [R/W, W] 00000000	SMR05 [R/W, W] 00000000	SSR05 [R/W, R] 00001000	RDR05/TDR05 [R/W] 00000000	LIN-USART 5
00006Сн	ESCR05 [R/W] 00000X00	ECCR05 [R/W, R, W] -00000XX	FSR05 [R] 00000	FCR05 [R/W] 0001 - 000	with FIFO
000070н	SCR06 [R/W, W] 00000000	SMR06 [R/W, W] 00000000	SSR06 [R/W, R] 00001000	RDR06/TDR06 [R/W] 00000000	LIN-USART
000074н	ESCR06 [R/W] 00000X00	ECCR06 [R/W, R, W] -00000XX	FSR06 [R] 00000	FCR06 [R/W] 0001 - 000	with FIFO
000078н	SCR07 [R/W, W] 00000000	SMR07 [R/W, W] 00000000	SSR07 [R/W, R] 00001000	RDR07/TDR07 [R/W] 00000000	LIN-USART 7 with FIFO
00007Сн	ESCR07 [R/W] 00000X00	ECCR07 [R/W, R, W] -00000XX	FSR07 [R] 00000	FCR07 [R/W] 0001 - 000	
000080н		Rese	erved		Reserved
000084н	BGR102 [R/W] 00000000	BGR002 [R/W] 00000000	Rese	erved	Baud rate
000088н	BGR104 [R/W] 00000000	BGR004 [R/W] 00000000	BGR105 [R/W] 00000000	BGR005 [R/W] 00000000	Generator LIN-USART
00008Сн	BGR106 [R/W] 00000000	BGR006 [R/W] 00000000	BGR107 [R/W] 00000000	BGR007 [R/W] 00000000	2,4 to 7
000090н		0 [R/W] XXXXXXXX			Stepper Motor 0
000094н	Rese	erved	PWS20 [R/W] PWS10 [R/W] -0000000000000		Stepper Motor 0
000098н		1 [R/W] XXXXXXXX		1 [R/W] XXXXXXXX	Stopper Motor 1
00009Сн	Rese	erved	PWS21 [R/W] -0000000	PWS11 [R/W] 000000	Stepper Motor 1

(Continued)

Address		Block				
Address	+ 0	+ 1	+ 2	+ 3	BIOCK	
0000А0н	PWC22 [R/W] XX XXXXXXX		PWC12 [R/W]		Ctonnou Motor 2	
0000А4н	Reserved		PWS22 [R/W] -0000000	PWS12 [R/W] 000000	Stepper Motor 2	
0000А8н	PWC23			3 [R/W] XXXXXXXX	Stopper Motor 2	
0000АСн	Rese	erved	PWS23 [R/W] -0000000	PWS13 [R/W] 000000	Stepper Motor 3	
0000В0н	PWC24	4 [R/W] XXXXXXXX		4 [R/W] XXXXXXXX	Stopper Motor 4	
0000В4н	Rese	erved	PWS24 [R/W] -0000000	PWS14 [R/W] 000000	Stepper Motor 4	
0000В8н	PWC25	5 [R/W] XXXXXXXX	PWC1:	5 [R/W] XXXXXXXX	Stopper Motor F	
0000ВСн	Rese	erved	PWS25 [R/W] -0000000	PWS15 [R/W] 000000	Stepper Motor 5	
0000С0н	Reserved	PWC0 [R/W] -00000	Reserved	PWC1 [R/W] -00000		
0000С4н	Reserved	PWC2 [R/W] -00000	Reserved	PWC3 [R/W] -00000	Stepper Motor Control 0 to 5	
0000С8н	Reserved	PWC4 [R/W] -00000	Reserved	PWC5 [R/W] -00000		
0000ССн		Rese	erved		Reserved	
0000D0н	IBCR0 [R/W] 00000000	IBSR0 [R] 00000000	ITBAH0 [R/W] 00	ITBAL0 [R/W] 00000000		
0000Д4н	ITMKH0 [R/W] 00 11	ITMKL0 [R/W] 11111111	ISMK0 [R/W] 01111111	ISBA0 [R/W] - 0000000	I ² C 0	
0000D8н	Reserved	IDAR0 [R/W] 00000000	ICCR0 [R/W] 00011111	Reserved		
0000DCн to 000100н		Reserved				
000104н	GCN11 00110010	[R/W] 00010000	Reserved	GCN21 [R/W] 0000	PPG Control 4 to 7	
000108н	GCN12 00110010	? [R/W] 00010000	Reserved	GCN22 [R/W] 0000	PPG Control 8 to 11	
000110н to 00012Сн		Rese	erved		Reserved	

(Continued)

Address		Reg	ister		Block
Address	+ 0	+ 1	+ 2	+ 3	BIOCK
000130н	PTMR 11111111	04 [R] 11111111		04 [W] XXXXXXX	PPG 4
000134н	PDUT(XXXXXXXX	04 [W] XXXXXXXX	PCNH04 [R/W] 0000000 -	PCNL04 [R/W] 000000 - 0	PPG 4
000138н	PTMR 11111111			05 [W] XXXXXXXX	PPG 5
00013Сн	PDUT(XXXXXXXX	05 [W] XXXXXXXX	PCNH05 [R/W] 0000000 -	PCNL05 [R/W] 000000 - 0	PPG 5
000140н	PTMR 11111111			06 [W] XXXXXXX	PPG 6
000144н	PDUT(XXXXXXXX		PCNH06 [R/W] 0000000 -	PCNL06 [R/W] 000000 - 0	PPG 0
000148н	PTMR 11111111			07 [W] XXXXXXX	PPG 7
00014Сн	PDUT(XXXXXXXX		PCNH07 [R/W] 0000000 -	PCNL07 [R/W] 000000 - 0	PFG1
000150н	PTMR 11111111	08 [R] 11111111		08 [W] XXXXXXX	PPG 8
000154н	PDUT(XXXXXXXX	08 [W] XXXXXXX	PCNH08 [R/W] 0000000 -	PCNL08 [R/W] 000000 - 0	FFG0
000158н	PTMR 11111111			9 [W] XXXXXXX	PPG 9
00015Сн	PDUT(XXXXXXXX	9 [W] XXXXXXX	PCNH09 [R/W] 0000000 -	PCNL09 [R/W] 000000 - 0	PFG9
000160н	PTMR 11111111	10 [R] 11111111		10 [W] XXXXXXX	PPG 10
000164н	PDUT ⁷ XXXXXXXX		PCNH10 [R/W] 0000000 -	PCNL10 [R/W] 000000 - 0	PPG 10
000168н	PTMR 11111111	11 [R] 11111111		11 [W] XXXXXXX	PPG 11
00016Сн	PDUT [*] XXXXXXXX	11 [W] XXXXXXXX	PCNH11 [R/W] 0000000 -	PCNL11 [R/W] 000000 - 0	77611
000170н	P0TMCSRH [R/W] - 0 - 000 - 0	P0TMCSRL [R/W] 00000	P1TMCSRH [R/W] - 0 - 000 - 0	P1TMCSRL [R/W] 00000	
000174н	P0TMR XXXXXXXX	LR [W] XXXXXXXX		R [R] XXXXXXXX	PFM
000178н	P1TMR XXXXXXXX	LR [W] XXXXXXXX		R [R] XXXXXXXX	
00017Сн		Res	erved		Reserved

(Continued)

Address		Reg	ister		Block
Addiess	+ 0	+ 1	+ 2	+ 3	DIOCK
000180н	Reserved	ICS01 [R/W] 00000000	Reserved	ICS23 [R/W] 00000000	Input
000184н	IPCP XXXXXXXX	0 [R] XXXXXXXX		IPCP1 [R] XXXXXXXX XXXXXXX	
000188н		2 [R] XXXXXXXX		3 [R] XXXXXXXX	0 to 3
00018Сн		I [R/W] 0000 00		3 [R/W] 0000 00	2
000190н) [R/W] XXXXXXXX		1 [R/W] XXXXXXXX	Output Compare 0 to 3
000194н		2 [R/W] XXXXXXXX	1	3 [R/W] XXXXXXXX	
000198н	SGCRH [R/W] 0000 00	SGCRL [R/W] 0000		R/W, R] XXXXXXXX	Sound
00019Сн	SGAR [R/W] 00000000	Reserved	SGTR [R/W] XXXXXXXX	SGDR [R/W] XXXXXXXX	Generator
0001А0н	ADERI 00000000	H [R/W] 00000000		L [R/W] 00000000	
0001A4	ADCS1 [R/W] 00000000	ADCS0 [R/W] 00000000	ADCR1 [R] 000000XX	ADCR0 [R] XXXXXXXX	A/D Converter
0001А8н	ADCT1 [R/W] 00010000	ADCT0 [R/W] 00101100	ADSCH [R/W] 00000	ADECH [R/W] 00000	
0001АСн	Reserved	ACSR0 [R/W] - 11XXX00	Rese	erved	Alarm Comparator 0
0001В0н		0 [W] XXXXXXX		0 [R] XXXXXXXX	
0001В4н	Rese	erved	TMCSRH0 [R/W] 00000	TMCSRL0 [R/W] 0 - 000000	Reload Timer 0
0001В8н		R1 [W] XXXXXXXX	TMR1 [R] XXXXXXXX XXXXXXX		
0001ВСн	Reserved		TMCSRH1 [R/W] 00000	TMCSRL1 [R/W] 0 - 000000	Reload Timer 1
0001С0н		R2 [W] XXXXXXXX		2 [R] XXXXXXXX	Reload Timer 2
0001С4н	Rese	erved	TMCSRH2 [R/W] 00000	TMCSRL2 [R/W] 0 - 000000	(PPG 4, PPG 5)

(Continued)

Address		Register					
Address	+ 0	+ 1	+ 2	+ 3	Block		
0001С8н	TMRLR3 [W] XXXXXXXX XXXXXXX				Reload Timer 3		
0001ССн	Reserved		TMCSRH3 [R/W] 00000	TMCSRL3 [R/W] 0 - 000000	(PPG 6, PPG 7)		
0001D0н		R4 [W] XXXXXXXX		4 [R] XXXXXXXX	Reload Timer 4		
0001D4н	Rese	erved	TMCSRH4 [R/W] 00000	TMCSRL4 [R/W] 0 - 000000	(PPG 8, PPG 9)		
0001D8н		R5 [W] XXXXXXXX		5 [R] XXXXXXXX	Reload Timer 5		
0001DСн	Reserved [F		TMCSRH5 [R/W] 00000	TMCSRL5 [R/W] 0 - 000000	(PPG 10, PPG 11)		
0001Е0н		R6 [W] XXXXXXXX		TMR6 [R] XXXXXXXX XXXXXXX			
0001Е4н	Reserved		TMCSRH6 [R/W] 00000	TMCSRL6 [R/W] 0 - 000000	(PPG 12, PPG 13)		
0001Е8н		R7 [W] XXXXXXXX		TMR7 [R] XXXXXXXX XXXXXXX			
0001ЕСн	Rese	erved	TMCSRH7 [R/W] 00000	TMCSRL7 [R/W] 0 - 000000	(PPG 14, PPG 15) (A/D Converter)		
0001F0н		[R/W] 00000000	Reserved	TCCS0 [R/W]	Free Running Timer 0		
					(ICU 0, ICU 1)		
0001F4н		[R/W] 00000000	Reserved	TCCS1 [R/W]	Free Running Timer 1		
					(ICU 2, ICU 3)		
0001F8н		? [R/W] 00000000	Reserved	TCCS2 [R/W]	Free Running Timer 2		
					(OCU 0, OCU 1)		
0001FСн		B [R/W] 00000000	Reserved	TCCS3 [R/W]	Free Running Timer 3		
					(OCU 2, OCU 3)		

(Continued)

Continued)		Dogi	istor			
Address	. 0	+ 1	+ 2	+ 3	Block	
000200н	+ 0					
000204н	000	00000000 0000XXXX XXXXXXXX XXXXXXXX DMACB0 [R/W] 00000000 00000000 XXXXXXXX XXXXXXXX				
000208н	0000	DMACA1 [R/W] 00000000 0000XXXX XXXXXXXX XXXXXXXX				
00020Сн	000	DMACB ² 00000 00000000 X		xxx		
000210н	0000	DMACA2 00000 0000XXXX X		xxx		
000214н	000	DMACB2 00000 00000000 X		xxx		
000218н	0000	DMACA3 00000 0000XXXX X		XXX	DMAC	
00021Сн	000	DMACB3 00000 00000000 X		xxx		
000220н	0000					
000224н	000					
000228н to 00023Сн						
000240н	DMACR [R/W] 00 0000		Reserved			
000244н to 0002ССн		Rese	erved		Reserved	
0002D0н	Reserved	ICS045 [R/W] 00000000	Reserved	ICS67 [R/W] 00000000		
0002D4н		4 [R] XXXXXXXX		5 [R] XXXXXXXX	Input Capture 4 to 7	
0002D8н	IPCP XXXXXXXX					
0002DCн to 0002ECн		Reserved				
0002F0н		R/W] 00000000	Reserved	TCCS4 [R/W]	Free Running Timer 4	

(Continued)

Address		Block			
Audiess	+0 +1 +2 +3		+ 3	DIOCK	
0002F4н		5 [R/W] 00000000	Reserved	TCCS5 [R/W] 00000000	Free Running Timer 5 (ICU 6, ICU 7)
0002F8н		[R/W] 00000000	Reserved	TCCS6 [R/W] 00000000	Free Running Timer 6
0002FСн		[R/W] 00000000	Reserved	TCCS7 [R/W] 00000000	Free Running Timer 7
000300н	Reserved	UDRC0 [W] 00000000	Reserved	UDCR0 [R] 00000000	Up/Down Counter
000304н	UDCCH0 [R/W] 00000000	UDCCL0 [R/W] 00001000	Reserved	UDCS0 [R/W] 00000000	0
000308н, 00030Сн	Reserved				Reserved
000310н	UDRC3 [W] 00000000	UDRC2 [W] 00000000	UDCR3 [R] 00000000	UDCR2 [R] 00000000	
000314н	UDCCH2 [R/W] 00000000	UDCCL2 [R/W] 00001000	Reserved	UDCS2 [R/W] 00000000	Up/Down Counter 2 to 3
000318н	UDCCH3 [R/W] 00000000	UDCCL3 [R/W] 00001000	Reserved	UDCS3 [R/W] 00000000	
00031Сн		Rese	erved		Reserved
000320н		R/W] 00010000	Reserved	GCN23 [R/W] 0000	PPG Control 12 to 15
000324н to 00032Сн		Rese	erved		Reserved
000330н	PTMR 11111111	12 [R] 11111111		12 [W] XXXXXXXX	PPG 12
000334н		12 [W] XXXXXXXX	PCNH12 [R/W] 0000000 -	PCNL12 [R/W] 000000 - 0	FF G 12
000338н	PTMR 11111111	13 [R] 11111111	PCSR XXXXXXXX	13 [W] XXXXXXXX	PPG 13
00033Сн		13 [W] XXXXXXX	PCNH13 [R/W] 0000000 -	PCNL13 [R/W] 000000 - 0	FF U 13
000340н	PTMR 11111111	14 [R] 11111111	PCSR XXXXXXXX	14 [W] XXXXXXXX	PPG 14
000344н		14 [W] XXXXXXXX	PCNH14 [R/W] 0000000 -	PCNL14 [R/W] 000000 - 0	FFG 14

(Continued)

Address		Reg	ister		Block
Address	+ 0	+ 1	+ 2	+ 3	BIOCK
000348н	PTMR 11111111	15 [R] 11111111		15 [W] XXXXXXXX	PPG 15
00034Сн	PDUT15 [W]				PPG 15
000350н to 000364н	Reserved			Reserved	
000368н	IBCR2 [R/W] 00000000	IBSR2 [R] 00000000	ITBAH2 [R/W] 00	ITBAL2 [R/W] 00000000	
00036Сн	ITMKH2 [R/W] 00 11	ITMKL2 [R/W] 11111111	ISMK2 [R/W] 01111111	ISBA2 [R/W] - 0000000	I ² C 2
000370н	Reserved	IDAR2 [R/W] 00000000	ICCR2 [R/W] 00011111	Reserved	
000374н	IBCR3 [R/W] 00000000	IBSR3 [R] 00000000	ITBAH3 [R/W] 00	ITBAL3 [R/W] 00000000	
000378н	ITMKH3 [R/W] 00 11	ITMKL3 [R/W] 11111111	ISMK3 [R/W] 01111111	ISBA3 [R/W] - 0000000	I ² C 3
00037Сн	Reserved	IDAR3 [R/W] 00000000	ICCR3 [R/W] 00011111	Reserved	
000380н to 00038Сн		Rese	erved		Reserved
000390н		S [R] 000 (MB91F467Dx) 011 (MB91F465DA)	Rese	erved	ROM Select Register
000394н to 0003ЕСн		Rese	erved		Reserved
0003F0н	xxxx	BSD0 XXXX XXXXXXX		XXXX	
0003F4н	XXXX	BSD1 XXXX XXXXXXX	[R/W] XXXXXXXX XXXX	XXXX	Bit Search Module
0003F8н	BSDC [W] XXXXXXXX XXXXXXXX XXXXXXXX				Dit Search Moudle
0003FСн	BSRR [R] XXXXXXXX XXXXXXXX XXXXXXXX				
000400н to 00043Сн		Rese	erved		Reserved

(Continued)

Address		Block			
Addiess	+ 0	+ 1	+ 2	+ 3	DIOCK
000440н	ICR00 [R/W] 11111	ICR01 [R/W] 11111	ICR02 [R/W] 11111	ICR03 [R/W] 11111	
000444н	ICR04 [R/W] 11111	ICR05 [R/W] 11111	ICR06 [R/W] 11111	ICR07 [R/W] 11111	
000448н	ICR08 [R/W] 11111	ICR09 [R/W] 11111	ICR10 [R/W] 11111	ICR11 [R/W] 11111	
00044Сн	ICR12 [R/W] 11111	ICR13 [R/W] 11111	ICR14 [R/W] 11111	ICR15 [R/W] 11111	
000450н	ICR16 [R/W] 11111	ICR17 [R/W] 11111	ICR18 [R/W] 11111	ICR19 [R/W] 11111	
000454н	ICR20 [R/W] 11111	ICR21 [R/W] 11111	ICR22 [R/W] 11111	ICR23 [R/W] 11111	
000458н	ICR24 [R/W] 11111	ICR25 [R/W] 11111	ICR26 [R/W] 11111	ICR27 [R/W] 11111	
00045Сн	ICR28 [R/W] 11111	ICR29 [R/W] 11111	ICR30 [R/W] 11111	ICR31 [R/W] 11111	Interrupt Controller
000460н	ICR32 [R/W] 11111	ICR33 [R/W] 11111	ICR34 [R/W] 11111	ICR35 [R/W] 11111	
000464н	ICR36 [R/W] 11111	ICR37 [R/W] 11111	ICR38 [R/W] 11111	ICR39 [R/W] 11111	
000468н	ICR40 [R/W] 11111	ICR41 [R/W] 11111	ICR42 [R/W] 11111	ICR43 [R/W] 11111	
00046Сн	ICR44 [R/W] 11111	ICR45 [R/W] 11111	ICR46 [R/W] 11111	ICR47 [R/W] 11111	
000470н	ICR48 [R/W] 11111	ICR49 [R/W] 11111	ICR50 [R/W] 11111	ICR51 [R/W] 11111	
000474н	ICR52 [R/W] 11111	ICR53 [R/W] 11111	ICR54 [R/W] 11111	ICR55 [R/W] 11111	
000478н	ICR56 [R/W] 11111	ICR57 [R/W] 11111	ICR58 [R/W] 11111	ICR59 [R/W] 11111	
00047Сн	ICR60 [R/W] 11111	ICR61 [R/W] 11111	ICR62 [R/W] 11111	ICR63 [R/W] 11111	
000480н	RSRR [R/W] 10000000	STCR [R/W] 00110011	TBCR [R/W] 00XXX - 00	CTBR [W] XXXXXXXX	Clock
000484н	CLKR [R/W] 0000	WPR [W] XXXXXXXX	DIVR0 [R/W] 00000011	DIVR1 [R/W] 00000000	Control
000488н		Rese	erved		Reserved

(Continued)

Address		Reg	ister		Block	
Audiess	+ 0	+ 1	+ 2	+ 3	DIOCK	
00048Сн	PLLDIVM [R/W] 0000	PLLDIVN [R/W] 000000	PLLDIVG [R/W] 0000	PLLMULG [W] 00000000	DI Lintarfaca	
000490н	PLLCTRL [R/W] 0000		Reserved		PLL Interface	
000494н	OSCC1 [R/W]	OSCS1 [R/W] 00001111	OSCC2 [R/W]	OSCS2 [R/W] 00001111	Main/Sub Oscillator Control	
000498н	PORTEN [R/W]		Reserved		Port Input Enable Control	
00049Сн		Rese	erved		Reserved	
0004А0н	Reserved	WTCER [R/W] 00		R [R/W] 000 - 00 - 0		
0004А4н	Reserved	XXXX	WTBR [R/W] X XXXXXXXX X	xxxxxx	Real Time Clock (Watch Timer)	
0004А8н	WTHR [R/W] 00000	WTMR [R/W] 000000	WTSR [R/W] 000000	Reserved		
0004АСн	CSVTR [R/W] 00010	CSVCR [R/W] 00011100	CSCFG [R/W] 0X000000	CMCFG [R/W] 00000000	Clock- Supervisor / Selector / Monitor	
0004В0н	CUCR			[R/W] 00000000	Calibration of Sub	
0004В4н	CUTF	R1 [R] 00000000		R2 [R] 00000000	Clock	
0004В8н	CMPR 000010	[R/W] 11111101	Reserved	CMCR [R/W] - 001 00	Clock	
0004ВСн	CMT1 00000000	[R/W] 1 0000		[R/W] 000000	Modulator	
0004С0н	CANPRE [R/W] 0 0000	CANCKD [R/W] 000*1	Rese	erved	CAN Clock Control	
0004С4н	LVSEL [R/W] 00000111	LVDET [R/W] 0000 0 - 00	HWWDE [R/W] 00	HWWD [R/W, W] 00011000	Low Voltage Detection/ Hardware Watchdog	
0004С8н	OSCRH [R/W] 000 001	OSCRL [R/W]	WPCRH [R/W] 00 000	WPCRL [R/W]	Main-/Sub-Oscillation Stabilisation Timer	
0004ССн	OSCCR [R/W]	Reserved	REGSEL [R/W] 000100	REGCTR [R/W]	Main- Oscillation Standby Control Main-/Subregulator Control	
0004D0н to 00063Cн	Reserved				Reserved	

(Continued)

Address		Block			
Addiess	+ 0	+ 1	+ 2	+ 3	DIOCK
000640н	ASR0 00000000	[R/W] 00000000		[R/W] 00100000*2	
000644н	ASR1 [R/W] XXXXXXXX XXXXXXX		ACR1 [R/W] XXXXXXXX XXXXXXX		
000648н		[R/W] XXXXXXXX		[R/W] XXXXXXXX	
00064Сн		[R/W] XXXXXXXX		[R/W] XXXXXXXX	
000650н		[R/W] XXXXXXXX		[R/W] XXXXXXXX	
000654н		[R/W] XXXXXXX		[R/W] XXXXXXXX	
000658н		[R/W] XXXXXXX		[R/W] XXXXXXXX	
00065Сн		[R/W] XXXXXXXX		[R/W] XXXXXXXX	
000660н	AWR0 01001111		AWR1 [R/W] XXXXXXXX XXXXXXX		
000664н	AWR2 [R/W] XXXXXXXX XXXXXXX		AWR3 [R/W] XXXXXXXX XXXXXXX		External Bus
000668н	AWR4 XXXXXXXX	[R/W] XXXXXXXX	AWR5 [R/W] XXXXXXXX XXXXXXX		
00066Сн		[R/W] XXXXXXXX	AWR7 [R/W] XXXXXXXX XXXXXXX		
000670н	MCRA [R/W] XXXXXXXX	MCRB [R/W] XXXXXXXX	Rese	erved	
000674н		Rese	erved		
000678н	IOWR0 [R/W] XXXXXXXX	IOWR1 [R/W] XXXXXXXX	IOWR2 [R/W] XXXXXXXX	IOWR3 [R/W] XXXXXXXX	
00067Сн		Rese	erved		
000680н	CSER [R/W] 00000001	CHER [R/W] 11111111	Reserved	TCR [R/W] 0000******	
000684н	RCRH [R/W] 00XXXXXX	RCRL [R/W] XXXX0XXX	Rese	erved	
000688н to 0007F8н		Rese	erved		
0007FСн	Reserved	MODR [W] XXXXXXXX	Rese	erved	Mode Register

(Continued)

Address		Reg	ister		Block	
Address	+ 0	+ 1	+ 2	+ 3	BIOCK	
000800н to 000СFСн		Reserved				
000D00н	PDRD00 [R] XXXXXXXX	PDRD01 [R] XXXXXXXX	PDRD02 [R] XXXXXXXX	PDRD03 [R] XXXXXXXX		
000D04н	PDRD04 [R] XX	PDRD05 [R] XXXXXXXX	PDRD06 [R] XXXXXXXX	PDRD07 [R] XXXXXXXX		
000D08н	PDRD08 [R] XXXXXXXX	PDRD09 [R] XX XXXX	PDRD10 [R] - XXXXXX -	Reserved		
000D0Сн	Reserved	PDRD13 [R] XXX	PDRD14 [R] XXXXXXXX	PDRD15 [R] XXXX	R-bus Port Data	
000D10н	PDRD16 [R] XXXXXXXX	PDRD17 [R] XXXX	PDRD18 [R] - XXX - XXX	PDRD19 [R] - XXX - XXX	Direct Read Register	
000D14н	PDRD20 [R] XXX	Reserved	PDRD22 [R] XX - X - X	PDRD23 [R] XXXXXX		
000D18н	PDRD24 [R] XXXXXXXX	PDRD25 [R] XXXXXXXX	PDRD26 [R] XXXXXXXX	PDRD27 [R] XXXXXXXX		
000D1Cн	Reserved	PDRD29 [R] XXXXXXXX	Rese	erved		
000D20н to 000D3Cн		Rese	erved		Reserved	
000D40н	DDR00 [R/W] 00000000	DDR01 [R/W] 00000000	DDR02 [R/W] 00000000	DDR03 [R/W] 00000000		
000D44н	DDR04 [R/W] 00	DDR05 [R/W] 00000000	DDR06 [R/W] 00000000	DDR07 [R/W] 00000000		
000D48н	DDR08 [R/W] 00000000	DDR09 [R/W] 00 0000	DDR10 [R/W] - 000000 -	Reserved		
000D4Сн	Reserved	DDR13 [R/W] 000	DDR14 [R/W] 00000000	DDR15 [R/W] 0000	R-bus Port Direction	
000D50н	DDR16 [R/W] 00000000	DDR17 [R/W] 0000	DDR18 [R/W] - 000 - 000	DDR19 [R/W] - 000 - 000	Register	
000D54н	DDR20 [R/W] 000	Reserved	DDR22 [R/W] 00-0-0	DDR23 [R/W] 000000		
000D58н	DDR24 [R/W] 00000000	DDR25 [R/W] 00000000	DDR26 [R/W] 00000000	DDR27 [R/W] 00000000		
000D5Cн	Reserved	DDR29 [R/W] 00000000	Rese	erved		
000D60н to 000D7Сн	Reserved				Reserved	

(Continued)

Address		Block				
Audiess	+ 0	+ 1	+ 2	+ 3	BIOCK	
000D80н	PFR00 [R/W] 11111111	PFR01 [R/W] 11111111	PFR02 [R/W] 11111111	PFR03 [R/W] 11111111		
000D84н	PFR04 [R/W] 11	PFR05 [R/W] 11111111	PFR06 [R/W] 11111111	PFR07 [R/W] 11111111		
000D88н	PFR08 [R/W] 11111111	PFR09 [R/W] 11 1111	PFR10 [R/W] - 111111 -	Reserved		
000D8Сн	Reserved	PFR13 [R/W] 000	PFR14 [R/W] 00000000	PFR15 [R/W] 0000	R-bus	
000D90н	PFR16 [R/W] 00000000	PFR17 [R/W] 0000	PFR18 [R/W] - 000 - 000	PFR19 [R/W] - 000 - 000	Port Function Register	
000D94н	PFR20 [R/W] 000	Reserved	PFR22 [R/W] 00-0-0	PFR23 [R/W] 000000		
000D98н	PFR24 [R/W] 00000000	PFR25 [R/W] 00000000	PFR26 [R/W] 00000000	PFR27 [R/W] 00000000		
000D9Сн	Reserved	PFR29 [R/W] 00000000	Rese	erved		
000DA0н to 000DBCн		Reserved				
000DC0н	EPFR00 [R/W]	EPFR01 [R/W]	EPFR02 [R/W]	EPFR03 [R/W]		
000DC4н	EPFR04 [R/W]	EPFR05 [R/W]	EPFR06 [R/W]	EPFR07 [R/W]		
000DC8н	EPFR08 [R/W]	EPFR09 [R/W]	EPFR10 [R/W]	Reserved		
000DCСн	Reserved	EPFR13 [R/W]	EPFR14 [R/W] 00000000	EPFR15 [R/W] 0000	R-bus Extra	
000DD0н	EPFR16 [R/W] 0000	EPFR17 [R/W]	EPFR18 [R/W] - 00 00 -	EPFR19 [R/W] - 0 0	Port Function Register	
000DD4н	EPFR20 [R/W] 00 -	Reserved	EPFR22 [R/W]	EPFR23 [R/W]		
000DD8н	EPFR24 [R/W]	EPFR25 [R/W]	EPFR26 [R/W] 00000000	EPFR27 [R/W] 00000000		
000DDCн	Reserved	EPFR29 [R/W]	Rese	erved		
000DE0н to 000DFCн	Reserved				Reserved	

(Continued)

	Block				
+ 0	+ 1	+ 2	+ 3	DIOCK	
PODR00 [R/W] 00000000	PODR01 [R/W] 00000000	PODR02 [R/W] 00000000	PODR03 [R/W] 00000000		
PODR04 [R/W]	PODR05 [R/W] 00000000	PODR06 [R/W] 00000000	PODR07 [R/W] 00000000		
PODR08 [R/W] 00000000	PODR09 [R/W] 00 0000	PODR10 [R/W] - 000000 -	Reserved		
Reserved	PODR13 [R/W] 000	PODR14 [R/W] 00000000	PODR15 [R/W] 0000	R-bus Port Output Drive Select	
PODR16 [R/W] 00000000	PODR17 [R/W] 0000	PODR18 [R/W] - 000 - 000	PODR19 [R/W] - 000 - 000	Register	
PODR20 [R/W] 000	Reserved	PODR22 [R/W] 00-0-0	PODR23 [R/W] 000000		
PODR24 [R/W] 00000000	PODR25 [R/W] 00000000	PODR26 [R/W] 00000000	PODR27 [R/W] 00000000		
Reserved	PODR29 [R/W] 00000000	Rese	erved		
	_	_		_	
	Rese	erved		Reserved	
PILR00 [R/W] 00000000	PILR01 [R/W] 00000000	PILR02 [R/W] 00000000	PILR03 [R/W] 00000000		
PILR04 [R/W] 00	PILR05 [R/W] 00000000	PILR06 [R/W] 00000000	PILR07 [R/W] 00000000		
PILR08 [R/W] 00000000	PILR09 [R/W] 00 0000	PILR10 [R/W] - 000000 -	Reserved		
Reserved	PILR13 [R/W] 000	PILR14 [R/W] 00000000	PILR15 [R/W] 0000	R-bus Port Input Level Select	
PILR16 [R/W] 00000000	PILR17 [R/W] 0000	PILR18 [R/W] - 000 - 000	PILR19 [R/W] - 000 - 000	Register	
PILR20 [R/W] 000	Reserved	PILR22 [R/W] 00-0-0	PILR23 [R/W] 000000		
PILR24 [R/W] 00000000	PILR25 [R/W] 00000000	PILR26 [R/W] 00000000	PILR27 [R/W] 00000000		
Reserved	PILR29 [R/W] 00000000	Rese	erved		
Reserved				Reserved	
	PODR00 [R/W] 00000000 PODR04 [R/W]00 PODR08 [R/W] 00000000 Reserved PODR16 [R/W] 00000000 PODR20 [R/W]000 PODR24 [R/W] 00000000 Reserved PILR00 [R/W] 00000000 PILR04 [R/W]00 PILR08 [R/W] 00000000 Reserved PILR16 [R/W] 00000000 PILR20 [R/W]000 PILR20 [R/W]000 PILR24 [R/W] 00000000	+ 0	PODR00 [R/W] 0000000 PODR01 [R/W] 0000000 PODR02 [R/W] 0000000 PODR04 [R/W]00 PODR05 [R/W] 0000000 PODR06 [R/W] 0000000 PODR08 [R/W] 00000000 PODR09 [R/W] 0000000 PODR10 [R/W] 0000000 Reserved PODR13 [R/W] -0000000 PODR14 [R/W] 00000000 PODR16 [R/W] 00000000 PODR17 [R/W] 0000000 PODR18 [R/W] -000 -000 PODR20 [R/W]000 Reserved PODR22 [R/W] -00 -0 -0 PODR24 [R/W] 0000000 PODR25 [R/W] 0000000 PODR26 [R/W] 0000000 Reserved PODR29 [R/W] 00000000 PILR02 [R/W] 0000000 PILR04 [R/W] 00000000 PILR05 [R/W] 00000000 PILR06 [R/W] 00000000 PILR08 [R/W] 00000000 PILR13 [R/W] 00000000 PILR14 [R/W] 00000000 PILR16 [R/W] 00000000 PILR17 [R/W] 00000000 PILR18 [R/W] 00000000 PILR20 [R/W]000 PILR22 [R/W]00 - 00 PILR22 [R/W]00 - 00 PILR24 [R/W] 00000000 PILR25 [R/W] 00000000 PILR26 [R/W] 00000000 Reserved PILR29 [R/W] 00000000 PILR26 [R/W] 00000000	PODR00 [R/W]	

(Continued)

Address		Reg	ister		Block	
Address	+ 0	+ 1	+ 2	+ 3	DIOCK	
000Е80н	EPILR00 [R/W] 00000000	EPILR01 [R/W] 00000000	EPILR02 [R/W] 00000000	EPILR03 [R/W] 00000000		
000Е84н	EPILR04 [R/W]	EPILR05 [R/W] 00000000	EPILR06 [R/W] 00000000	EPILR07 [R/W] 00000000		
000Е88н	EPILR08 [R/W] 00000000	EPILR09 [R/W] 00 0000	EPILR10 [R/W] - 000000 -	Reserved		
000Е8Сн	Reserved	EPILR13 [R/W] 000	EPILR14 [R/W] 00000000	EPILR15 [R/W] 0000	R-bus Extra Port Input Level	
000Е90н	EPILR16 [R/W] 00000000	EPILR17 [R/W] 0000	EPILR18 [R/W] - 000 - 000	EPILR19 [R/W] - 000 - 000	Select Register	
000Е94н	EPILR20 [R/W] 000	Reserved	EPILR22 [R/W] 00-0-0	EPILR23 [R/W] 000000		
000Е98н	EPILR24 [R/W] 00000000	EPILR25 [R/W] 00000000	EPILR26 [R/W] 00000000	EPILR27 [R/W] 00000000		
000Е9Сн	Reserved	EPILR29 [R/W] 00000000	Rese	erved		
000EA0н to		Rese	erved		Reserved	
000EBCн		resc	rved		Reserved	
000ЕС0н	PPER00 [R/W] 00000000	PPER01 [R/W] 00000000	PPER02 [R/W] 00000000	PPER03 [R/W] 00000000		
000ЕС4н	PPER04 [R/W] 00	PPER05 [R/W] 00000000	PPER06 [R/W] 00000000	PPER07 [R/W] 00000000		
000ЕС8н	PPER08 [R/W] 00000000	PPER09 [R/W] 00 0000	PPER10 [R/W] - 000000 -	Reserved		
000ЕССн	Reserved	PPER13 [R/W] 000	PPER14 [R/W] 00000000	PPER15 [R/W] 0000	R-bus Port	
000ЕD0н	PPER16 [R/W] 00000000	PPER17 [R/W] 0000	PPER18 [R/W] - 000 - 000	PPER19 [R/W] - 000 - 000	Pull-Up/Down Enable Register	
000ED4н	PPER20 [R/W] 000	Reserved	PPER22 [R/W] 00-0-0	PPER23 [R/W] 000000		
000ED8н	PPER24 [R/W] 00000000	PPER25 [R/W] 00000000	PPER26 [R/W] 00000000	PPER27 [R/W] 00000000		
000EDCн	Reserved	PPER29 [R/W] 00000000	Reserved			
000EE0н to 000EFCн	Reserved				Reserved	

(Continued)

Address		Reg	ister		Block
Addiess	+ 0	+ 1	+ 2	+ 3	BIOCK
000F00н	PPCR00 [R/W] 11111111	PPCR01 [R/W] 11111111	PPCR02 [R/W] 11111111	PPCR03 [R/W] 11111111	
000F04н	PPCR04 [R/W]	PPCR05 [R/W] 11111111	PPCR06 [R/W] 11111111	PPCR07 [R/W] 11111111	
000F08н	PPCR08 [R/W] 11111111	PPCR09 [R/W] 11 1111	PPCR10 [R/W] - 111111 -	Reserved	
000F0Сн	Reserved	PPCR13 [R/W]	PPCR14 [R/W] 11111111	PPCR15 [R/W]	R-bus Port Pull-Up/Down Control
000F10н	PPCR16 [R/W] 11111111	PPCR17 [R/W] 1111	PPCR18 [R/W] - 111 - 111	PPCR19 [R/W] - 111 - 111	Register
000F14н	PPCR20 [R/W]	Reserved	PPCR22 [R/W] 11-1-1	PPCR23 [R/W] 111111	
000F18н	PPCR24 [R/W] 11111111	PPCR25 [R/W] 11111111	PPCR26 [R/W] 11111111	PPCR27 [R/W] 11111111	
000F1Сн	Reserved	PPCR29 [R/W] 11111111	Rese	erved	
000F20н to 000F3Cн		Reserved			
001000н	XXXX				
001004н	XXXX		0 [R/W] XXXXXXXX XXXX	XXXX	
001008н	XXXX		1 [R/W] XXXXXXXX XXXX	XXXX	
00100Сн	XXXX		1 [R/W] XXXXXXXX XXXX	XXXX	
001010н	XXXX		2 [R/W] XXXXXXXX XXXX	XXXX	DMAC
001014н	XXXX		\2 [R/W] XXXXXXXX XXX	XXXX	DIVIAC
001018н	XXXX		3 [R/W] XXXXXXXX XXXX	XXXX	
00101Сн	DMADA3 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX				
001020н	DMASA4 [R/W] XXXXXXXX XXXXXXXX XXXXXXXX				
001024н	XXXX		4 [R/W] XXXXXXXX XXXX	XXXX	
001028н to 001FFCн		Rese	erved		Reserved



(Continued)

Address		Reg	ister		Block	
Address	+ 0	+ 1	+ 2	DIOCK		
002000н to 006FFCн	MB91F467Dx MB91F465DA	Flash-cache / I-RAM area				
007000н	FMCS [R/W] 01101000	Flash Memory/				
007004н	FMWT 11111111		FMWT2 [R] - 001	FMPS [R/W]	Flash-cache/ I-RAM Control	
007008н	000	FMA 000000 00000000	C [R] 00000000 000000	000	Register	
00700Сн			0 [R/W] 0 00000000 00000	000	Flash-cache Non- cacheable area setting	
007010н		Register				
007014н to 007FFCн		Reserved				
008000н to 00BFFCн	MB91F465DA	Boot-ROM size is	4 Kbytes : 00B000 4 Kbytes : 00B000 cle, data access is	н to 00BFFCн	Boot ROM area	
00С000н	CTRLR 00000000			0 [R/W] 00000000		
00С004н	ERRCN 00000000		BTR0 00100011	[R/W] 00000001	CAN 0 Control	
00С008н	INTR 00000000			0 [R/W] X0000000	Register	
00С00Сн	BRPE0 00000000		Rese	erved		
00С010н	IF1CRE0 00000000					
00С014н	IF1MSK2 11111111			10 [R/W] 11111111	CAN 0	
00С018н	IF1ARB2 00000000			10 [R/W] 00000000	IF 1 Register	
00С01Сн	IF1MCTF 00000000		Rese	erved		

(Continued)

Address		Reg	ister		Block		
Address	+ 0	+ 1	+ 2	+ 3	BIOCK		
00С020н	IF1DTA1 00000000		IF1DTA: 00000000	20 [R/W] 00000000			
00С024н	IF1DTB1 00000000		IF1DTB2 00000000	20 [R/W] 00000000			
00С028н, 00С02Сн			CAN 0				
00С030н	IF1DTA2 00000000			10 [R/W] 00000000	IF 1 Register		
00С034н	IF1DTB2 00000000			10 [R/W] 00000000			
00С038н, 00С03Сн		Rese					
00С040н	IF2CREQ 00000000			K0 [R/W] 00000000			
00С044н	044н IF2MSK20 [R/W] 11111111 11111111		IF2MSK 11111111				
00С048н	IF2ARB2 00000000		IF2ARB 00000000				
00С04Сн	IF2MCTR 00000000		Reserved				
00С050н	IF2DTA1 00000000			20 [R/W] 00000000	CAN 0		
00С054н	IF2DTB1 00000000			20 [R/W] 00000000	IF 2 Register		
00С058н, 00С05Сн		Rese	erved				
00С060н	IF2DTA2 00000000		IF2DTA 00000000	10 [R/W] 00000000			
00С064н	00C064н IF2DTB20 [R/W] 00000000 00000000		IF2DTB 00000000	10 [R/W] 00000000			
00С068н to 00С07Сн		Rese	erved				

(Continued)

Address		Reg	ister		Block		
Address	+ 0	+ 1	+ 2	+ 3	Block		
00С080н	TREQR2 00000000 0			QR10 [R] 0 00000000			
00С084н to 00С08Сн		Rese	erved				
00С090н		NEWDT20 [R] 00000000 00000000		OT10 [R]) 00000000			
00С094н to 00С09Сн		Rese	erved		CAN 0 Status Flags		
00С0А0н	INTPND2 00000000 0			ND10 [R]) 00000000			
00C0A4н to 00C0AСн		Rese	erved				
00С0В0н	MSGVAL 00000000 0			'AL10 [R]) 00000000			
00С0В4н to 00С0FСн			Reserved				
00С100н	CTRLR1 00000000 0			R1 [R/W]) 00000000			
00С104н	ERRCNT 00000000 0		BTR1 [R/W] 00100011 00000001		CAN 1 Control		
00С108н	INTR1 00000000 0			R1 [R/W] X0000000	Register		
00С10Сн	BRPE1 [00000000 0		Res	served			
00С110н	IF1CREQ1 00000000 0			SK1 [R/W]) 00000000			
00С114н	IF1MSK21 11111111 1			K11 [R/W] 11111111			
00С118н	IF1ARB21 00000000			B11 [R/W] 0 00000000	CAN 1		
00С11Сн	IF1MCTR1 [R/W] 00000000 00000000		Res	served	IF 1 Register		
00С120н		IF1DTA11 [R/W] 00000000 00000000		IF1DTA21 [R/W] 00000000 00000000			
00С124н	IF1DTB11 00000000 0			321 [R/W] 0 00000000			

(Continued)

Address		Register								
Audiess	+ 0	+ 1	+ 2	+ 3	Block					
00С128н, 00С12Сн		Rese	erved							
00С130н		21 [R/W] 00000000		IF1DTA11 [R/W] 00000000 00000000						
00С134н		21 [R/W] 00000000		11 [R/W] 00000000	IF 1 Register					
00С138н, 00С13Сн		Rese	erved							
00С140н	IF2CRE 00000000	K1 [R/W] 00000000								
00С144н		21 [R/W] 11111111	I .	11 [R/W] 11111111						
00С148н		21 [R/W] 00000000		11 [R/W] 00000000						
00С14Сн		R1 [R/W] 00000000	Rese	erved						
00С150н		11 [R/W] 00000000		21 [R/W] 00000000	CAN 1					
00С154н		11 [R/W] 00000000	IF2DTB 00000000	IF 2 Register						
00С158н, 00С15Сн		Rese	erved							
00С160н		21 [R/W] 00000000		11 [R/W] 00000000						
00С164н		21 [R/W] 00000000		11 [R/W] 00000000						
00С168н to 00С17Сн		Rese	erved							
00С180н		R21 [R] 00000000		R11 [R] 00000000						
00С184н to 00С18Сн			CAN 1							
00С190н	NEWD 00000000	T11 [R] 00000000	Status Flags							
00С194н to 00С19Сн		Rese	erved							

(Continued)

Address		Block					
Audress	+ 0	+ 1	+ 2	+ 3	BIOCK		
00С1А0н	INTPNE 00000000			ND11 [R] 0 00000000			
00С1А4н to 00С1АСн		Rese	erved		CAN 1		
00С1В0н	MSGVA 00000000			/AL11 [R] 0 00000000	Status Flags		
00С1В4н to 00С1FСн		Rese	erved				
00С200н	CTRLR2 00000000			R2 [R/W] 0 00000000			
00С204н	ERRCN 00000000			BTR2 [R/W] 00100011 00000001			
00С208н	INTR2 00000000			R2 [R/W] X0000000	Control Register		
00С20Сн	BRPE2 00000000		Re	served			
00С210н	IF1CREC 00000000			SK2 [R/W] 0 00000000			
00С214н	IF1MSK2 11111111		IF1MS 11111111				
00С218н	IF1ARB2 00000000		IF1AR 0000000				
00С21Сн	IF1MCTR 00000000		Re	served			
00С220н	IF1DTA1 00000000			A22 [R/W] 0 00000000	CAN 2		
00С224н	IF1DTB1 00000000			B22 [R/W] 0 00000000	IF 1 Register		
00С228н, 00С22Сн		Rese	erved				
00С230н	IF1DTA22 [R/W] 00000000 00000000		IF1DT. 00000000				
00С234н	IF1DTB2 00000000		IF1DT 00000000				
00С238н, 00С23Сн		Rese	erved		-		

(Continued)

Address		Reg	gister		Block	
Address	+ 0	+ 1	+ 2	+ 3	BIOCK	
00С240н	IF2CRE0 00000000	Q2 [R/W] 00000001		K2 [R/W] 00000000		
00С244н		22 [R/W] 11111111		12 [R/W] 11111111		
00С248н		22 [R/W] 00000000		12 [R/W] 00000000		
00С24Сн	IF2MCTI 00000000	erved				
00С250н		12 [R/W] 00000000		22 [R/W] 00000000	CAN 2	
00С254н		12 [R/W] 00000000		22 [R/W] 00000000	IF 2 Register	
00С258н, 00С25Сн		Res	served			
00С260н	IF2DTA: 00000000	22 [R/W] 00000000		12 [R/W] 00000000		
00С264н		22 [R/W] 00000000		12 [R/W] 00000000		
00С268н to 00С27Сн		Res	served			
00С280н		R22 [R] 00000000		R12 [R] 00000000		
00С284н to 00С28Сн		Res	served			
00С290н	NEWD 00000000	T22 [R] 00000000		0T12 [R] 00000000		
00С294н to 00С29Сн		Res	served		CAN 2 Status Flags	
00С2А0н	INTPN 00000000	D22 [R] 00000000		D12 [R] 00000000		
00С2А4н to 00С2АСн						
00С2В0н	MSGVA 00000000	AL22 [R] 00000000		MSGVAL12 [R] 00000000 00000000		

(Continued)

Address		Reg	ister		Block				
Audress	+ 0	+ 1	+ 2	+ 3	- BIOCK				
00С2В4н to		Rese	erved		Reserved				
00EFFCн									
00F000н		BCTRL	. [R/W] 11111100 000	00000					
00F004н		BSTAT							
00F008н		BIAC		00000					
00F00Сн		BOAC		00000					
00F010н		BIRQ	[R/W] 00000000 000	00000					
00F014н to 00F01Сн		Rese		EDSU / MPU					
00F020н		BCR0 [R/W] 00000000 00000000 00000000							
00F024н		BCR1	[R/W] 0 00000000 0000	0000					
00F028н		BCR2	[R/W] 0 00000000 0000	0000					
00F02Сн		BCR3	[R/W] 0 00000000 0000	0000					
00F030н to		Rese	erved		Reserved				
00F07Сн									
00F080н	XXXXX	BAD0 XXX XXXXXXX	[R/W] XXXXXXXX XX	xxxxxx					
00F084н	xxxxx	BAD1 XXX XXXXXXXX	[R/W] XXXXXXXX X	XXXXXX					
00F088н	XXXXX	BAD2 XXX XXXXXXX	[R/W] XXXXXXXX XX	xxxxxx					
00F08Сн	XXXXX	BAD3 XXX XXXXXXXX	[R/W] XXXXXXXX XX	xxxxxx	EDSU / MPU				
00F090н	XXXXX	BAD4 XXX XXXXXXXX	[R/W] XXXXXXXX XX	xxxxxx					
00F094н	XXXXX	BAD5 XXX XXXXXXXX	[R/W] XXXXXXXX XX	xxxxxx					
00F098н	XXXXX	BAD6	[R/W] XXXXXXXX XX	xxxxxx					

(Continued)

DS705-00007-1v0-E

A d due a a		Reg	jister		Dlask		
Address	+ 0	+ 1	+ 2	+ 3	Block		
00F09Сн	XXXXXX	BAD7 XX XXXXXXX	[R/W] XXXXXXXX XX	xxxxx			
00F0A0н	XXXXXX	BAD8 XX XXXXXXX	[R/W] XXXXXXXX XX	xxxxx			
00F0A4н	XXXXXX	BAD9 XX XXXXXXX	[R/W] XXXXXXXX XX	xxxxx			
00F0A8н	XXXXXX	BAD10 XX XXXXXXX	[R/W] XXXXXXXX XX	xxxxx			
00F0АСн	xxxxxx	BAD11 XX XXXXXXX	[R/W] XXXXXXXX XX	xxxxx	EDSU / MPU		
00F0В0н	XXXXXX	BAD12 XX XXXXXXX	R/W]	xxxxx			
00F0В4н	XXXXXX	BAD13 XX XXXXXXX	[R/W]	xxxxx			
00F0В8н	XXXXXX	BAD14 XX XXXXXXX	[R/W]	xxxxx			
00F0ВСн	XXXXXX	BAD15 XX XXXXXXX	[R/W]	xxxxx			
00F0C0н to 01FFFCн		Res	erved		Reserved		
020000н to 02FFFCн		MB91F467Dx D-RAM size is 32 Kbytes : 028000н to 02FFFCн MB91F465DA D-RAM size is 32 Kbytes : 028000н to 02FFFCн (data access is 0 wait cycles)					
030000н to 03FFFCн	MB91F465DA	A ID-RAM size is	32 Kbytes : 030000 16 Kbytes : 030000 cles, data access is	н to 033FFCн	ID-RAM area		

^{*1 :} depends on the number of available CAN channels

^{*2 :} ACR0 [11 : 10] depends on bus width setting in Mode vector fetch information

^{*3:} TCR [3:0] INIT value = 0000, keeps value after RST

2. Flash memory and external bus area

32bit read/write		dat[31:0]		dat[31:0]				
16bit read/write	dat[3	1:16]	dat[15:0]	dat[3	1:16]	dat[15:0]	
Address				Reg	ister				Block
Address	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	Block
040000н to 05FFF8н		(64KB, N rnal bus (l		,	1	•	ИВ91F46 [.] МВ91F46	,	ROMS0
060000н to 07FFF8н		0 (64KB, l rnal bus (l		,			MB91F46 MB91F46		ROMS1
080000н to 09FFF8н		SA12	(64KB)			SA13	(64KB)		ROMS2
0A0000н to 0BFFF8н		SA14	(64KB)			SA15	(64KB)		ROMS3
0С0000н to 0DFFF8н		SA16	(64KB)			SA17	(64KB)		ROMS4
0E0000н to 0FFFF0н		SA18	(64KB)			SA19 (64KB)			ROMS5
0FFFF8H			/ [R] 00 00H			FRV [R] 00 00 BF F8H			
100000н to 11FFF8н		0 (64KB, l rnal bus (l		,	SA21 (64KB, MB91F467Dx) External bus (MB91F465DA)			DOMSS	
120000н to 13FFF8н		2 (64KB, l rnal bus (l		,	SA23 (64KB, MB91F467Dx) External bus (MB91F465DA)				ROMS6
140000н to 143FF8н		0 (8KB, M served (M					1B91F467 IB91F465		
144000н to 147FF8н		2 (8KB, M served (M		,	1	SA3 (8KB, MB91F467Dx) Reserved (MB91F465DA)			
148000н to 14BFF8н		SA4 (8KB)				SA5 (8KB)			ROMS7
14С000н to 14FFF8н		SA6	(8KB)		SA7 (8KB)				
150000н to 17FFF8н				Res	erved				

32bit read/write	dat[31:0]					dat[31:0]				
16bit read/write	dat[3	1:16]	dat[[15:0]	dat[3	1:16]	dat[15:0]			
Address				Reg	ister				Block		
Address	+ 0	+ 1	+ 2	+ 3	+ 4	+ 5	+ 6	+ 7	Block		
180000н to 1BFFF8н											
1С0000н to 1FFFF8н											
200000н to 27FFF8н											
280000н to 2FFFF8н											
300000н to 37FFF8н				External	Bus Area				ROMS12		
380000н to 3FFFF8н											
400000н to 47FFF8н									ROMS14		
480000н to 4FFFF8н									ROMS15		

Notes: Write operations to address 0FFFF8_H and 0FFFFC_H are not possible. When reading these addresses, the values shown above will be read.

On MB91F465DA, write access to the flash is only possible in 16-bit mode.

■ INTERRUPT VECTOR TABLE

Interrupt		errupt mber	Interrup	ot level *1	Interr	upt vector *2	DMA Resource
interrupt	Deci- mal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	number
Reset	0	00	_	_	3FСн	000FFFCн	_
Mode vector	1	01	_	_	3F8н	000FFFF8н	_
System reserved	2	02		_	3F4н	000FFFF4н	_
System reserved	3	03		_	3F0н	000FFFOн	_
System reserved	4	04	_		3ЕСн	000FFFECн	_
CPU supervisor mode (INT #5 instruction) *5	5	05	_		3Е8н	000FFFE8н	_
Memory Protection exception *5	6	06	_	_	3Е4н	000FFFE4н	_
System reserved	7	07		_	3Е0н	000FFFE0н	_
System reserved	8	08	_		3DСн	000FFFDCн	_
System reserved	9	09	_	_	3D8н	000FFFD8н	_
System reserved	10	0A			3D4н	000FFFD4н	
System reserved	11	0B			3D0н	000FFFD0н	_
System reserved	12	0C	_	_	3ССн	000FFFCCн	_
System reserved	13	0D	_		3С8н	000FFFC8н	_
Undefined instruction exception	14	0E			3С4н	000FFFC4н	_
NMI request	15	0F	F _H 1	fixed	3С0н	000FFFC0н	_
External Interrupt 0	16	10	ICR00	440н	3ВСн	000FFFBCн	0, 16
External Interrupt 1	17	11	ICKOO	440H	3В8н	000FFFB8н	1, 17
External Interrupt 2	18	12	ICR01	441н	3В4н	000FFFB4н	2, 18
External Interrupt 3	19	13	ICRUI	44 IH	3В0н	000FFFB0н	3, 19
External Interrupt 4	20	14	ICR02	442н	3АСн	000FFFACн	20
External Interrupt 5	21	15	ICRUZ	442H	3А8н	000FFFA8н	21
External Interrupt 6	22	16	ICR03	443н	3А4н	000FFFA4н	22
External Interrupt 7	23	17	ICKUS	443H	3А0н	000FFFA0н	23
External Interrupt 8	24	18	ICR04	444н	39Сн	000FFF9Сн	_
External Interrupt 9	25	19	ICR04	444 H	398н	000FFF98н	_
External Interrupt 10	26	1A	ICBOE	445	394н	000FFF94н	_
System reserved	27	1B	ICR05	445н	390н	000FFF90н	_
External Interrupt 12	28	1C	ICR06	446н	38Сн	000FFF8Сн	_
External Interrupt 13	29	1D	ICKUO	440H	388н	000FFF88н	_
External Interrupt 14	30	1E	ICB07	117	384н	000FFF84н	_
System reserved	31	1F	ICR07	447н	380н	000FFF80н	_

Interrupt		errupt mber	Interrup	t level *1	Inter	rupt vector *2	DMA Resource
interrupt	Deci- mal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	number
Reload Timer 0	32	20	ICR08	448н	37Сн	000FFF7Сн	4, 32
Reload Timer 1	33	21	ICRUO	440H	378н	000FFF78н	5, 33
Reload Timer 2	34	22	ICR09	449н	374н	000FFF74н	34
Reload Timer 3	35	23	ICRUS	449H	370н	000FFF70н	35
Reload Timer 4	36	24	ICD10	440	36Сн	000FFF6Сн	36
Reload Timer 5	37	25	ICR10	44Ан	368н	000FFF68н	37
Reload Timer 6	38	26	ICR11	10044 440		000FFF64н	38
Reload Timer 7	39	27	ICKII	44Вн	360н	000FFF60н	39
Free Run Timer 0	40	28	ICD40	440	35Сн	000FFF5Сн	40
Free Run Timer 1	41	29	ICR12	44Сн	358н	000FFF58н	41
Free Run Timer 2	42	2A	10040	445	354н	000FFF54н	42
Free Run Timer 3	43	2B	ICR13	44Dн	350н	000FFF50н	43
Free Run Timer 4	44	2C	IOD44	44Ен	34Сн	000FFF4Сн	44
Free Run Timer 5	45	2D	ICR14		348н	000FFF48н	45
Free Run Timer 6	46	2E	IOD45	4.45	344н	000FFF44н	46
Free Run Timer 7	47	2F	ICR15	44Fн	340н	000FFF40н	47
CAN 0	48	30	ICD46	450	33Сн	000FFF3Сн	_
CAN 1	49	31	ICR16	450н	338н	000FFF38н	_
CAN 2	50	32	10047	454	334н	000FFF34н	_
System reserved	51	33	ICR17	451н	330н	000FFF30н	_
System reserved	52	34	10040	450	32Сн	000FFF2Cн	_
System reserved	53	35	ICR18	452н	328н	000FFF28н	_
System reserved	54	36	10040	450	324н	000FFF24н	6, 48
System reserved	55	37	ICR19	453н	320н	000FFF20н	7, 49
System reserved	56	38	IODOO	454	31Сн	000FFF1Сн	8, 50
System reserved	57	39	ICR20	454н	318н	000FFF18н	9, 51
LIN-USART 2 RX	58	3A	IOD04	455	314н	000FFF14н	52
LIN-USART 2 TX	59	3B	ICR21	455н	310н	000FFF10н	53
System reserved	60	3C	ICDOO	450	30Сн	000FFF0Сн	54
System reserved	61	3D	ICR22	456н	308н	000FFF08н	55
System reserved	62	3E	10000 *2	457	304н	000FFF04н	<u> </u>
Delayed Interrupt	63	3F	ICR23 *3	457н	300н	000FFF00н	_

Interrupt		errupt mber	Interrup	t level *1	Inter	rupt vector *2	DMA Resource
interrupt	Deci- mal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	number
System reserved *4	64	40	(ICR24)	(458н)	2FСн	000FFEFCн	_
System reserved *4	65	41	(ICR24)	(430H)	2F8н	000FFEF8н	_
LIN-USART (FIFO) 4 RX	66	42	ICR25	459н	2F4н	000FFEF4н	10, 56
LIN-USART (FIFO) 4 TX	67	43	ICR25	459H	2F0н	000FFEF0н	11, 57
LIN-USART (FIFO) 5 RX	68	44	ICD26	450	2ЕСн	000FFEECн	12, 58
LIN-USART (FIFO) 5 TX	69	45	ICR26	45Ан	2Е8н	000FFEE8н	13, 59
LIN-USART (FIFO) 6 RX	70	46	ICD07	450	2Е4н	000FFEE4н	60
LIN-USART (FIFO) 6 TX	71	47	ICR27	45Вн	2Е0н	000FFEE0н	61
LIN-USART (FIFO) 7 RX	72	48	ICDOO	450	2DC _H	000FFEDCн	62
LIN-USART (FIFO) 7 TX	73	49	ICR28 45C	45Сн	2D8н	000FFED8н	63
I ² C 0 / I ² C 2	74	4A	ICR29 45Dн	2D4н	000FFED4н	_	
I ² C 3	75	4B		45DH	2D0н	000FFED0н	_
System reserved	76	4C	ICR30	45Ен	2ССн	000FFECCн	64
System reserved	77	4D		43EH	2С8н	000FFEC8н	65
System reserved	78	4E	ICR31	45Fн	2С4н	000FFEC4н	66
System reserved	79	4F	ICR31		2С0н	000FFEC0н	67
System reserved	80	50	ICD22	460н	2ВСн	000FFEBCн	68
System reserved	81	51	ICR32	460H	2В8н	000FFEB8н	69
System reserved	82	52	ICD22	464	2В4н	000FFEB4н	70
System reserved	83	53	ICR33	461н	2В0н	000FFEB0 _H	71
System reserved	84	54	ICD24	462	2АСн	000FFEACн	72
System reserved	85	55	ICR34	462н	2А8н	000FFEA8н	73
System reserved	86	56	ICD25	462	2А4н	000FFEA4н	74
System reserved	87	57	ICR35	463н	2А0н	000FFEA0н	75
System reserved	88	58	ICD26	464	29Сн	000FFE9Сн	76
System reserved	89	59	ICR36	464н	298н	000FFE98н	77
System reserved	90	5A	10007	405	294н	000FFE94н	78
System reserved	91	5B	ICR37	465н	290н	000FFE90н	79
Input Capture 0	92	5C	IODAA	400	28Сн	000FFE8Сн	80
Input Capture 1	93	5D	ICR38	466н	288н	000FFE88н	81
Input Capture 2	94	5E	IODOO	407	284н	000FFE84н	82
Input Capture 3	95	5F	ICR39	467н	280н	000FFE80н	83

Interrupt		errupt mber	Interrup	ot level *1	Interr	rupt vector *2	DMA Resource
menupt	Deci- mal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	number
Input Capture 4	96	60	ICR40	468н	27Сн	000FFE7Сн	84
Input Capture 5	97	61	ICK40	400H	278н	000FFE78н	85
Input Capture 6	98	62	ICR41	469н	274н	000FFE74н	86
Input Capture 7	99	63	ICR41	409H	270н	000FFE70н	87
Output Compare 0	100	64	ICR42	464	26Сн	000FFE6Сн	88
Output Compare 1	101	65	ICR42	46Ан	268н	000FFE68н	89
Output Compare 2	102	66	10042	46D	264н	000FFE64н	90
Output Compare 3	103	67	ICR43	46Вн	260н	000FFE60н	91
System reserved	104	68	10044	400	25Сн	000FFE5Сн	92
System reserved	105	69	ICR44	46Сн	258н	000FFE58н	93
System reserved	106	6A	10045	400	254н	000FFE54н	94
System reserved	107	6B	ICR45	46Dн	250н	000FFE50н	95
Sound Generator	108	6C	ICR46	46Ен	24Сн	000FFE4Сн	_
Phase Frequency Modulator	109	6D			248н	000FFE48н	_
System reserved	110	6E	105 47 #0	405	244н	000FFE44н	_
System reserved	111	6F	ICR47 *3	46Fн	240н	000FFE40н	_
System reserved	112	70	100.40	470	23Сн	000FFE3Cн	15, 96
System reserved	113	71	ICR48	470н	238н	000FFE38н	97
System reserved	114	72	100.40	474	234н	000FFE34н	98
System reserved	115	73	ICR49	471н	230н	000FFE30н	99
PPG4	116	74	IODEO	470	22Сн	000FFE2Cн	100
PPG5	117	75	ICR50	472н	228н	000FFE28н	101
PPG6	118	76	10054	470	224н	000FFE24н	102
PPG7	119	77	ICR51	473н	220н	000FFE20н	103
PPG8	120	78	10550		21Сн	000FFE1Сн	104
PPG9	121	79	ICR52	474н	218н	000FFE18н	105
PPG10	122	7A	10550		214н	000FFE14н	106
PPG11	123	7B	ICR53	475н	210н	000FFE10н	107
PPG12	124	7C	1005.1	470	20Сн	000FFE0Сн	108
PPG13	125	7D	ICR54	476н	208н	000FFE08н	109
PPG14	126	7E	105	4	204н	000FFE04н	110
PPG15	127	7F	ICR55	477н	200н	000FFE00н	111

(Continued)

(Continued)

Interrupt		errupt mber	Interrup	t level *1	Interr	upt vector *2	DMA Resource
interrupt	Deci- mal	Hexa- decimal	Setting Register	Register address	Offset	Default Vector address	number
Up/Down Counter 0	128	80	ICR56	478н	1FCн	000FFDFCн	_
System reserved	129	81	ICKSO	47 OH	1F8⊦	000FFDF8н	_
Up/Down Counter 2	130	82	ICD57	470	1F4 _H	000FFDF4н	_
Up/Down Counter 3	131	83	ICR5/	ICR57 479н –	1F0н	000FFDF0⊦	_
Real Time Clock	132	84	ICDEO	10050 474		000FFDECн	
Calibration Unit	133	85	ICR58	47Ан	1Е8н	000FFDE8н	
A/D Converter 0	134	86	ICR59	47Вн	1Е4н	000FFDE4н	14, 112
System reserved	135	87	ICROS		1Е0н	000FFDE0 _H	
Alarm Comparator 0	136	88	ICR60	47Сн	1DC _H	000FFDDCн	_
System reserved	137	89	ICKOU	47CH	1D8н	000FFDD8н	_
Low Voltage Detection	138	8A	ICR61	47Dн	1D4н	000FFDD4н	_
SMC Comparator 0 to 5	139	8B	ICKOI	47 DH	1D0н	000FFDD0н	_
Timebase Overflow	140	8C	ICR62	47Ен	1ССн	000FFDCCн	_
PLL Clock Gear	141	8D	ICROZ	47⊑H	1С8н	000FFDC8н	_
DMA Controller	142	8E	ICR63	47Fн	1С4н	000FFDC4н	_
Main/Sub OSC stability wait	143	8F	1CK03	4/ / H	1С0н	000FFDC0 _H	_
Security vector	144	90	_	_	1ВСн	000FFDBCн	_
Used by the INT instruction.	145 to 255	91 to FF	_	_	1В8н to 000н	000FFDB8н to 000FFC00н	_

^{*1 :} The Interrupt Control Registers (ICRs) are located in the interrupt controller and set the interrupt level for each interrupt request. An ICR is provided for each interrupt request.

*3 : ICR23 and ICR47 can be exchanged by setting the REALOS compatibility bit (addr 0C03_H : IOS[0])

*4: Used by REALOS

*5: Memory Protection Unit (MPU) support

^{*2 :} The vector address for each EIT (exception, interrupt or trap) is calculated by adding the listed offset to the table base register value (TBR) . The TBR specifies the top of the EIT vector table. The addresses listed in the table are for the default TBR value (000FFC00H) . The TBR is initialized to this value by a reset. The TBR is set to 000FFC00H after the internal boot ROM is executed.

■ RECOMMENDED SETTINGS

1. PLL and Clockgear settings

Please note that for MB91F467Dx the core base clock frequencies are valid in the 1.8V operation mode of the Main regulator and Flash.

Please refer to "Absolute maximum ratings" on page 83 to find the maximum allowed frequency of Core Base Clock (fclkb) at high temperature.

Recommended PLL divider and clockgear settings

PLL Input (CLK) [MHz]			Clockgear	Parameter	PLL Output (X) [MHz]	Core Base Clock [MHz]	Remarks
[IVITZ]	DIVM	DIVN	DIVG	MULG	MU	LG	
4	2	25	16	24	200	100	*1
4	2	24	16	24	192	96	
4	2	23	16	24	184	92	
4	2	22	16	24	176	88	
4	2	21	16	20	168	84	
4	2	20	16	20	160	80	
4	2	19	16	20	152	76	
4	2	18	16	20	144	72	
4	2	17	16	16	136	68	
4	2	16	16	16	128	64	
4	2	15	16	16	120	60	
4	2	14	16	16	112	56	
4	2	13	16	12	104	52	
4	2	12	16	12	96	48	
4	2	11	16	12	88	44	
4	4	10	16	24	160	40	
4	4	9	16	24	144	36	
4	4	8	16	24	128	32	
4	4	7	16	24	112	28	
4	6	6	16	24	144	24	
4	8	5	16	28	160	20	
4	10	4	16	32	160	16	
4	12	3	16	32	144	12	

^{*1} This setting is not possible at MB91F467Dx

2. Clock Modulator settings

The following table shows all possible settings for the Clock Modulator in a base clock frequency range from 32MHz up to 88MHz.

The Flash access time settings need to be adjusted according to Fmax while the PLL and clockgear settings should be set according to base clock frequency.

Please refer to "Absolute maximum ratings" on page 83 to find the maximum allowed frequency of Fmax (fclkb) at high temperature.

Clock Modulator settings, frequency range and supported supply voltage

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
1	3	026F	88	79.5	98.5	*1
1	3	026F	84	76.1	93.8	
1	3	026F	80	72.6	89.1	
1	5	02AE	80	68.7	95.8	
2	3	046E	80	68.7	95.8	
1	3	026F	76	69.1	84.5	
1	5	02AE	76	65.3	90.8	
1	7	02ED	76	62	98.1	*1
2	3	046E	76	65.3	90.8	
3	3	066D	76	62	98.1	*1
1	3	026F	72	65.5	79.9	
1	5	02AE	72	62	85.8	
1	7	02ED	72	58.8	92.7	
2	3	046E	72	62	85.8	
3	3	066D	72	58.8	92.7	
1	3	026F	68	62	75.3	
1	5	02AE	68	58.7	80.9	
1	7	02ED	68	55.7	87.3	
1	9	032C	68	53	95	
2	3	046E	68	58.7	80.9	
2	5	04AC	68	53	95	
3	3	066D	68	55.7	87.3	
4	3	086C	68	53	95	
1	3	026F	64	58.5	70.7	
1	5	02AE	64	55.3	75.9	
1	7	02ED	64	52.5	82	
1	9	032C	64	49.9	89.1	
1	11	036B	64	47.6	97.6	*1
2	3	046E	64	55.3	75.9	

Modulation Degree (k)	Random No (N)	CMPR [hex]	Basecik [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	5	04AC	64	49.9	89.1	
3	3	066D	64	52.5	82	
4	3	086C	64	49.9	89.1	
5	3	0A6B	64	47.6	97.6	
1	3	026F	60	54.9	66.1	
1	5	02AE	60	51.9	71	
1	7	02ED	60	49.3	76.7	
1	9	032C	60	46.9	83.3	
1	11	036B	60	44.7	91.3	
2	3	046E	60	51.9	71	
2	5	04AC	60	46.9	83.3	
3	3	066D	60	49.3	76.7	
4	3	086C	60	46.9	83.3	
5	3	0A6B	60	44.7	91.3	
1	3	026F	56	51.4	61.6	
1	5	02AE	56	48.6	66.1	
1	7	02ED	56	46.1	71.4	
1	9	032C	56	43.8	77.6	
1	11	036B	56	41.8	84.9	
1	13	03AA	56	39.9	93.8	
2	3	046E	56	48.6	66.1	
2	5	04AC	56	43.8	77.6	
2	7	04EA	56	39.9	93.8	
3	3	066D	56	46.1	71.4	
3	5	06AA	56	39.9	93.8	
4	3	086C	56	43.8	77.6	
5	3	0A6B	56	41.8	84.9	
6	3	0C6A	56	39.9	93.8	
1	3	026F	52	47.8	57	
1	5	02AE	52	45.2	61.2	
1	7	02ED	52	42.9	66.1	
1	9	032C	52	40.8	71.8	
1	11	036B	52	38.8	78.6	
1	13	03AA	52	37.1	86.8	
1	15	03E9	52	35.5	96.9	*1
2	3	046E	52	45.2	61.2	

Modulation Degree (k)	Random No (N)	CMPR [hex]	Basecik [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	5	04AC	52	40.8	71.8	
2	7	04EA	52	37.1	86.8	
3	3	066D	52	42.9	66.1	
3	5	06AA	52	37.1	86.8	
4	3	086C	52	40.8	71.8	
5	3	0A6B	52	38.8	78.6	
6	3	0C6A	52	37.1	86.8	
7	3	0E69	52	35.5	96.9	*1
1	3	026F	48	44.2	52.5	
1	5	02AE	48	41.8	56.4	
1	7	02ED	48	39.6	60.9	
1	9	032C	48	37.7	66.1	
1	11	036B	48	35.9	72.3	
1	13	03AA	48	34.3	79.9	
1	15	03E9	48	32.8	89.1	
2	3	046E	48	41.8	56.4	
2	5	04AC	48	37.7	66.1	
2	7	04EA	48	34.3	79.9	
3	3	066D	48	39.6	60.9	
3	5	06AA	48	34.3	79.9	
4	3	086C	48	37.7	66.1	
5	3	0A6B	48	35.9	72.3	
6	3	0C6A	48	34.3	79.9	
7	3	0E69	48	32.8	89.1	
1	3	026F	44	40.6	48.1	
1	5	02AE	44	38.4	51.6	
1	7	02ED	44	36.4	55.7	
1	9	032C	44	34.6	60.4	
1	11	036B	44	33	66.1	
1	13	03AA	44	31.5	73	
1	15	03E9	44	30.1	81.4	
2	3	046E	44	38.4	51.6	
2	5	04AC	44	34.6	60.4	
2	7	04EA	44	31.5	73	
2	9	0528	44	28.9	92.1	
3	3	066D	44	36.4	55.7	

Modulation Degree (k)	Random No (N)	CMPR [hex]	Basecik [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
3	5	06AA	44	31.5	73	
4	3	086C	44	34.6	60.4	
4	5	08A8	44	28.9	92.1	
5	3	0A6B	44	33	66.1	
6	3	0C6A	44	31.5	73	
7	3	0E69	44	30.1	81.4	
8	3	1068	44	28.9	92.1	
1	3	026F	40	37	43.6	
1	5	02AE	40	34.9	46.8	
1	7	02ED	40	33.1	50.5	
1	9	032C	40	31.5	54.8	
1	11	036B	40	30	59.9	
1	13	03AA	40	28.7	66.1	
1	15	03E9	40	27.4	73.7	
2	3	046E	40	34.9	46.8	
2	5	04AC	40	31.5	54.8	
2	7	04EA	40	28.7	66.1	
2	9	0528	40	26.3	83.3	
3	3	066D	40	33.1	50.5	
3	5	06AA	40	28.7	66.1	
3	7	06E7	40	25.3	95.8	
4	3	086C	40	31.5	54.8	
4	5	08A8	40	26.3	83.3	
5	3	0A6B	40	30	59.9	
6	3	0C6A	40	28.7	66.1	
7	3	0E69	40	27.4	73.7	
8	3	1068	40	26.3	83.3	
9	3	1267	40	25.3	95.8	
1	3	026F	36	33.3	39.2	
1	5	02AE	36	31.5	42	
1	7	02ED	36	29.9	45.3	
1	9	032C	36	28.4	49.2	
1	11	036B	36	27.1	53.8	
1	13	03AA	36	25.8	59.3	
1	15	03E9	36	24.7	66.1	
2	3	046E	36	31.5	42	

Modulation Degree (k)	Random No (N)	CMPR [hex]	Baseclk [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
2	5	04AC	36	28.4	49.2	
2	7	04EA	36	25.8	59.3	
2	9	0528	36	23.7	74.7	
3	3	066D	36	29.9	45.3	
3	5	06AA	36	25.8	59.3	
3	7	06E7	36	22.8	85.8	
4	3	086C	36	28.4	49.2	
4	5	08A8	36	23.7	74.7	
5	3	0A6B	36	27.1	53.8	
6	3	0C6A	36	25.8	59.3	
7	3	0E69	36	24.7	66.1	
8	3	1068	36	23.7	74.7	
9	3	1267	36	22.8	85.8	
1	3	026F	32	29.7	34.7	
1	5	02AE	32	28	37.3	
1	7	02ED	32	26.6	40.2	
1	9	032C	32	25.3	43.6	
1	11	036B	32	24.1	47.7	
1	13	03AA	32	23	52.5	
1	15	03E9	32	22	58.6	
2	3	046E	32	28	37.3	
2	5	04AC	32	25.3	43.6	
2	7	04EA	32	23	52.5	
2	9	0528	32	21.1	66.1	
2	11	0566	32	19.5	89.1	
3	3	066D	32	26.6	40.2	
3	5	06AA	32	23	52.5	
3	7	06E7	32	20.3	75.9	
4	3	086C	32	25.3	43.6	
4	5	08A8	32	21.1	66.1	
5	3	0A6B	32	24.1	47.7	
5	5	0AA6	32	19.5	89.1	
6	3	0C6A	32	23	52.5	
7	3	0E69	32	22	58.6	
8	3	1068	32	21.1	66.1	
9	3	1267	32	20.3	75.9	

Modulation (k)	Degree	Random No (N)	CMPR [hex]	Basecik [MHz]	Fmin [MHz]	Fmax [MHz]	Remarks
10		3	1466	32	19.5	89.1	

^{*1} These settings are not possible at MB91F467Dx

■ ELECTRICAL CHARACTERISTICS


1. Absolute maximum ratings

Dovometer	Cymhal	Rat	ing	Unit	Domostro
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply slew rate	_	_	50	V/ms	
Power supply voltage 1*1	V _{DD} 5R	- 0.3	+ 6.0	V	
Power supply voltage 2*1	V _{DD} 5	- 0.3	+ 6.0	V	
Power supply voltage 3*1	HV _{DD} 5	- 0.3	+ 6.0	V	
Power supply voltage 4*1	V _{DD} 35	- 0.3	+ 6.0	V	
		V _{DD} 5-0.3	V _{DD} 5+0.3	V	SMC mode
	HV _{DD} 5	Vss5-0.3	V _{DD} 5+0.3	V	General purpose port mode
Relationship of the supply voltages	AVcc5	Vpp5-0.3	V _{DD} 5+0.3	V	At least one pin of the Ports 25 to 29 (SMC, ANn) is used as digital input or output.
		Vss5-0.3	V _{DD} 5+0.3	V	All pins of the Ports 25 to 29 (SMC, ANn) follow the condition of $V_{\rm IA}$
Analog power supply voltage*1	AVcc5	- 0.3	+ 6.0	V	*2
Analog reference power supply voltage*1	AVRH5	- 0.3	+ 6.0	V	*2
Input voltage 1*1	Vıı	Vss5 - 0.3	V _{DD} 5 + 0.3	V	
Input voltage 2*1	V ₁₂	Vss5 - 0.3	V _{DD} 35 + 0.3	V	External bus
Input voltage 3*1	V _{I3}	HVss5 - 0.3	HV _{DD} 5 + 0.3	V	Stepper motor controller
Analog pin input voltage*1	VIA	AVss5 - 0.3	AVcc5 + 0.3	V	
Output voltage 1*1	V _{O1}	Vss5 - 0.3	V _{DD} 5 + 0.3	V	
Output voltage 2*1	V _{O2}	Vss5 - 0.3	V _{DD} 35 + 0.3	V	External bus
Output voltage 3*1	V _{O3}	HVss5 - 0.3	HV _{DD} 5 + 0.3	V	Stepper motor controller
Maximum clamp current	ICLAMP	- 4.0	+ 4.0	mA	*3
Total maximum clamp current	Σ ICLAMP	_	20	mA	*3
"L" level maximum	la.	_	10	mA	
output current*4	lol		40	mA	Stepper motor controller
"L" level average		_	8	mA	
output current*5	lolav	_	30	mA	Stepper motor controller
"L" level total maximum	Σ1	_	100	mA	
output current	ΣΙοι	_	360	mA	Stepper motor controller
"L" level total average	ΣΙ	_	50	mA	
output current*6	ΣΙοιαν	_	230	mA	Stepper motor controller
"H" level maximum	Іон	_	- 10	mA	
output current*4	IOH	_	- 40	mA	Stepper motor controller

Parameter	Symbol	Rat	ing	Unit	Remarks	
Parameter	Symbol	Min	Max	Unit	Remarks	
"H" level average	Іонау	_	-4	mA		
output current*5	IOHAV	_	- 30	mA	Stepper motor controller	
"H" level total maximum	ΣІон	_	– 100	mA		
output current	ZIOH		- 360	mA	Stepper motor controller	
"H" level total average output	ΣΙομαν	_	- 25	mA		
current*6	ZIOHAV		- 230	mA	Stepper motor controller	
	fmax, CLKB	_	100			
Permitted operating frequency	fmax, CLKP	_	50	MHz	T _A ≤ 105 °C	
MB91F465DA	fmax, CLKT	_	50	IVIIIZ		
	fmax, CLKCAN	_	50			
	f _{max} , CLKB	_	96			
Permitted operating frequency	fmax, CLKP	_	48	MHz	 T _A ≤ 105 °C	
MB91F467DA, MB91F467DB	fmax, CLKT	_	48	IVIIIZ	TA \(\) 105 C	
	fmax, CLKCAN	_	48			
Permitted power dissipation *7	Po	_	2000 *8	mW	T _A ≤ 85 °C	
Permitted power dissipation *7	רט	_	1300 *8	11100	T _A ≤ 105 °C	
Operating temperature	Та	- 40	T _{A(max)}	°C	For T _{A(max)} , refer to the ordering information	
Storage temperature	Tstg	– 55	+ 150	°C		

- *1 : The parameter is based on Vss5 = HVss5 = AVss5 = 0.0 V.
- *2 : AVcc5 and AVRH5 must not exceed Vdd5 + 0.3 V.
- *3: Use within recommended operating conditions.
 - Use with DC voltage (current).
 - +B signals are input signals that exceed the V_{DD}5 voltage. +B signals should always be applied by connecting a limiting resistor between the +B signal and the microcontroller.
 - The value of the limiting resistor should be set so that the current input to the microcontroller pin does not
 exceed the rated value at any time, either instantaneously or for an extended period, when the +B signal
 is input.
 - Note that when the microcontroller drive current is low, such as in the low power consumption modes, the +B input potential can increase the potential at the power supply pin via a protective diode, possibly affecting other devices.
 - Note that if the +B signal is input when the microcontroller is off (not fixed at 0 V), power is supplied through the +B input pin; therefore, the microcontroller may partially operate.
 - Note that if the +B signal is input at power-on, since the power is supplied through the pin, the power-on reset may not function in the power supply voltage.

- Do not leave +B input pins open.
- Example of recommended circuit :



- *4: Maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.
- *5 : Average output current is defined as the value of the average current flowing through any one of the corresponding pins for a 100 ms period.
- *6: Total average output current is defined as the value of the average current flowing through all of the corresponding pins for a 100 ms period.
- *7 : The maximum permitted power dissipation depends on the ambient temperature, the air flow velocity and the thermal conductance of the package on the PCB.

The actual power dissipation depends on the customer application and can be calculated as follows:

$$P_D = P_{IO} + P_{INT}$$

 $P_{IO} = \Sigma (|V_{SS}-V_{OL}| * I_{OL} + |V_{DD}-V_{OH}| * I_{OH})$ (IO load power dissipation, sum is performed on all IO ports) $P_{INT} = V_{DD}5R * I_{CC} + AV_{CC}5 * I_A + AV_{RH}5 * I_R (internal power dissipation)$

*8 : Worst case value for the QFP package mounted on a 4-layer PCB at specified T₄ without air flow.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended operating conditions


(Vss5 = AVss5 = 0.0 V)

Doromotor	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
	V _{DD} 5	3.0		5.5	V	
	V _{DD} 5R	3.0		5.5	V	Internal regulator
	V _{DD} 35	3.0	_	5.5	V	External bus
Power supply voltage		4.5	_	5.5	V	Stepper motor controller
	НVрр5	3.0		5.5	V	Stepper motor controller (when all pins are used as general-purpose ports)
	AVcc5	3.0		5.5	V	A/D converter
Smoothing capacitor at VCC18C pin	Cs		4.7	_	μF	Use a X7R ceramic capacitor or a capacitor that has similar frequency characteristics.
Power supply slew rate		_		50	V/ms	
Operating temperature	Та	- 40		T _{A(max)}	°C	For T _{A(max)} , refer to the ordering information
Stepper motor control slew rate			40		ns	Cload = 0 pF
Main Oscillation stabilisation time		10			ms	
Lock-up time PLL (4 MHz ->16100MHz)				0.6	ms	
ESD Protection (Human body model)	Vsurge	2			kV	$R_{discharge} = 1.5k\Omega$ $C_{discharge} = 100pF$
RC Oscillator	fRC100kHz	50	100	200	kHz	VDDcore ≥ 1.65V
TO Oscillator	f _{RC2MHz}	1	2	4	MHz	V DDCOKE 2 1.00V

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

> Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

> No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representatives beforehand.



3. DC characteristics

Note: In the following tables, "V_{DD}" means V_{DD}35 for pins of ext. bus or HV_{DD}5 for SMC pins or V_{DD}5 for other pins. In the following tables, "V_{SS}" means Hvss5 for ground Pins of the stepper motor and V_{SS}5 for the other pins. $(V_{DD}5 = AV_{CC}5 = 3.0 \text{ V to } 5.5 \text{ V}, V_{SS}5 = AV_{SS}5 = 0 \text{ V}, T_A = -40 \text{ °C to } T_{A(max)})$

Down of our	Comple al	Din nama	Condition		Value		11:4	Domonico
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
		_	Port inputs if CMOS Hysteresis 0.8/0.2 input is selected	0.8 × V _{DD}		V _{DD} + 0.3	V	CMOS hysteresis input
			Port inputs if CMOS	$0.7 \times V_{DD}$		V _{DD} + 0.3	V	$4.5~V \leq V_{DD} \leq 5.5~V$
	ViH	_	Hysteresis 0.7/0.3 input is selected	0.74×V _{DD}		V _{DD} + 0.3	V	$3 \text{ V} \leq \text{V}_{DD} \leq 4.5 \text{ V}$
		_	AUTOMOTIVE Hysteresis input is selected	0.8 × V _{DD}	_	V _{DD} + 0.3	V	
VIH		_	Port inputs if TTL input is selected	2.0	_	V _{DD} + 0.3	V	
	VIHR	INITX	_	0.8 × V _{DD}		V _{DD} + 0.3	V	INITX input pin (CMOS Hysteresis)
	Vінм	MD_2 to MD_0	_	V _{DD} - 0.3	_	V _{DD} + 0.3	V	Mode input pins
	VIHX0S	X0, X0A	_	2.5		V _{DD} + 0.3	V	External clock in "Oscillation mode"
	VIHXOF	X0	_	0.8 × V _{DD}	_	V _{DD} + 0.3	V	External clock in "Fast Clock Input mode"
		_	Port inputs if CMOS Hysteresis 0.8/0.2 input is selected	Vss - 0.3	_	0.2 × V _{DD}	V	
	VIL .	_	Port inputs if CMOS Hysteresis 0.7/0.3 input is selected	Vss - 0.3	_	0.3×VDD	V	
	VIL		Port inputs if	Vss - 0.3		$0.5 \times V_{DD}$	V	$4.5~V \le V_{DD} \le 5.5~V$
Input "L"		_	AUTOMOTIVE Hysteresis input is selected	Vss - 0.3		0.46 × V _{DD}	V	$3 \text{ V} \leq \text{V}_{DD} \leq 4.5 \text{ V}$
voltage		_	Port inputs if TTL input is selected	Vss - 0.3	_	0.8	V	
	VILR	INITX	_	Vss - 0.3	_	0.2 × V _{DD}	V	INITX input pin (CMOS Hysteresis)
	VILM	MD_2 to MD_0	_	Vss - 0.3	_	Vss + 0.3	V	Mode input pins
	VILXDS	X0, X0A	_	Vss - 0.3	_	0.5	V	External clock in "Oscillation mode"

(VDD5 = AVcc5 = 3.0 V to 5.5 V, Vss5 = AVss5 = 0 V, $T_A = -40$ °C to $T_{A(max)}$)

D	C	Pin	0		Value		11:4	Damada
Parameter	Symbol	name	Condition	Min	Тур	Max	Unit	Remarks
Input "L" voltage	VILXDF	X0	_	Vss - 0.3	_	0.2 × V _{DD}	V	External clock in "Fast Clock Input mode"
	Vон2	Normal outputs	$ \begin{aligned} 4.5 \text{V} &\leq \text{V}_{\text{DD}} \leq 5.5 \text{V}, \\ \text{IoH} &= -2 \text{mA} \\ \\ 3.0 \text{V} &\leq \text{V}_{\text{DD}} \leq 4.5 \text{V}, \\ \text{IoH} &= -1.6 \text{mA} \end{aligned} $	- V _{DD} - 0.5	_		V	Driving strength set to 2 mA
Output "H"	Vон5	Normal outputs	$ \begin{aligned} 4.5 \text{V} &\leq \text{V}_{\text{DD}} \leq 5.5 \text{V}, \\ \text{IoH} &= -5 \text{mA} \\ \\ 3.0 \text{V} &\leq \text{V}_{\text{DD}} \leq 4.5 \text{V}, \\ \text{IoH} &= -3 \text{mA} \end{aligned} $	V _{DD} - 0.5	_		V	Driving strength set to 5 mA
voltage	roltage Vous I ² C	I ² C outputs	$3.0 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V},$ $\text{I}_{\text{OH}} = -3 \text{mA}$	V _{DD} - 0.5	_	_	V	See note *1
Vонзо	High current outputs	$\begin{array}{l} 4.5 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}, \\ \text{T}_{\text{A}} = -40 ^{\circ}\text{C}, \\ \text{I}_{\text{OH}} = -40 \text{mA} \\ \\ 4.5 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V}, \\ \text{I}_{\text{OH}} = -30 \text{mA} \\ \\ 3.0 \text{V} \leq \text{V}_{\text{DD}} \leq 4.5 \text{V}, \\ \text{I}_{\text{OH}} = -20 \text{mA} \end{array}$	V _{DD} - 0.5			V	Driving strength set to 30mA	
	Vol2	Normal outputs	$4.5V \le V_{DD} \le 5.5V$, $I_{OL} = +2mA$ $3.0V \le V_{DD} \le 4.5V$, $I_{OL} = +1.6mA$	_	_	0.4	V	Driving strength set to 2 mA
	V _{OL5}	Normal outputs	$4.5V \leq V_{DD} \leq 5.5V,$ $I_{OL} = +5mA$ $3.0V \leq V_{DD} \leq 4.5V,$ $I_{OL} = +3mA$	_	_	0.4	V	Driving strength set to 5 mA
Output "L" voltage	Vol3	I ² C outputs	$3.0V \le V_{DD} \le 5.5V$, $I_{OL} = +3mA$	_	_	0.4	V	See note *2
		High	$4.5V \le V_{DD} \le 5.5V$, $T_A = -40 ^{\circ}C$, $I_{OL} = +40mA$					Driving strength
Vol	Vol30	•	$4.5V \le V_{DD} \le 5.5V$, $I_{OL} = +30mA$ $3.0V \le V_{DD} \le 4.5V$, $I_{OL} = +20mA$			0.5	V	set to 30mA
Input leak-	Input leak- , F		3.0V ≤ V _{DD} ≤ 5.5V V _{SS} 5 < V _I < V _{DD} T _A =25 °C	- 1	—	+ 1	μΑ	
age current	IIL.	*3	$ \begin{array}{l} 3.0 \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \text{V} \\ \text{V}_{\text{SS}} 5 < \text{V}_{\text{I}} < \text{V}_{\text{DD}} \\ \text{T}_{\text{A}} = T_{\text{A}(\text{max})} \end{array} $	- 3	_	+ 3	μη	

D	r Symbol Pi		0		Value		11!4	Damanda									
Parameter	Symbol	name	Condition	Min	Тур	Max	Unit	Remarks									
Analog in- put leak-	lain	ANn *4	$3.0V \le V_{DD} \le 5.5V$ T _A =25 °C	- 1	_	+ 1	μА										
age current	IAIN	AINII	$3.0V \leq V_{DD} \leq 5.5V$ $T_A = T_{A(max)}$	- 3	_	+ 3	μА										
Pull-up		Pnn_m	3.0V ≤ V _{DD} ≤ 3.6V	40	100	160											
resistance	Rup	*5 INITX	4.5V ≤ V _{DD} ≤ 5.5V	25	50	100	kΩ										
Pull-down	RDOWN	Pnn_m	3.0V ≤ V _{DD} ≤ 3.6V	40	100	180	kΩ										
resistance	RDOWN	*6	4.5V ≤ V _{DD} ≤ 5.5V	25	50	100	K22										
Input capaci- tance	Cin	All except VDD5, VDD5R, VSS5, AVCC5, AVSS, AVRH5	f = 1 MHz	-	5	15	pF										
	Icc	V _{DD} 5R	MB91F467Dx: CLKB: 96 MHz CLKP: 48 MHz CLKT: 48 MHz CLKCAN: 48 MHz	_	120	150	mA	Code fetch from Flash									
			T _A = + 25 °C	_	30	150	μΑ	At stop mode *7									
			T _A = + 105 °C	_	0.4	2.0	mA	*8									
Power	_	V _{DD} 5R	V 5D	\	V 5D	\	V _{DD} 5R	V _{DD} 5R	\	V 5D	\/ ED	T _A = + 25 °C	_	100	500	μА	RTC: *8
supply	Іссн											V ED	V 5D	V ED -	VDD5R	VDD5R -	V 5D
current			T _A = + 25 °C	_	50	250	μΑ	RTC: *8									
MB91 F467Dx			T _A = + 105 °C	_	0.45	2.2	mA	100 kHz mode *7 32 kHz mode *9									
1 40/ DX	ILVE VDD5		_	_	70	150	μА	External low voltage detection									
ILVI VDD5R		_	_	50	100	μА	Internal low voltage detection										
		\/ 5	_	_	250	500	μА	Main clock (4 MHz)									
	losc	V _{DD} 5	_	_	20	40	μА	Sub clock (32 kHz)									

Parameter	Symbol	Pin	Condition		Value		Unit	Remarks
Parameter	Symbol	name	Condition	Min	Тур	Max	Oilit	Remarks
	Icc	V _{DD} 5R	MB91F465DA: CLKB: 100 MHz CLKP: 50 MHz CLKT: 50 MHz CLKCAN: 50 MHz	-	110	140	mA	Code fetch from Flash
			T _A = + 25 °C	-	30	150	μΑ	At stop mode *7
			T _A = + 105 °C	-	0.3	2.0	mA	At stop mode
Power	Іссн	V _{DD} 5R	T _A = + 25 °C	-	100	500	μΑ	RTC:
supply			T _A = + 105 °C	-	0.5	2.4	mA	4 MHz mode *7
current			T _A = + 25 °C	-	50	250	μΑ	RTC:
MB91- F465DA			T _A = + 105 °C	-	0.4	2.2	mA	100 kHz mode *7 32 kHz mode *9
F400DA	ILVE	V _{DD} 5	-	-	70	150	μА	External low voltage detection
	ILVI	V _{DD} 5R	-	-	50	100	μА	Internal low voltage detection
	loss	osc Vod5	-	-	250	500	μА	Main clock (4 MHz)
	IOSC		-	-	20	40	μА	Sub clock (32 kHz)

- 1. I2C Spec on MB91F467Dx only guaranteed for $4.5 \text{ V} < \text{V}_{DD}5 < 5.5 \text{ V}$.
- 2. I2C Spec on MB91F467Dx only guaranteed for $4.5 \text{ V} < \text{V}_{DD}5 < 5.5 \text{ V}$.
- 3. Pnn_m includes all GPIO pins. Analog (AN) channels and PullUp/PullDown are disabled.
- 4. ANn includes all pins where AN channels are enabled.
- 5. Pnn_m includes all GPIO pins. The pull up resistors must be enabled by PPER/PPCR setting and the pins must be in input direction.
- 6. Pnn_m includes all GPIO pins. The pull down resistors must be enabled by PPER/PPCR setting and the pins must be in input direction.
- 7. Main regulator OFF, sub regulator set to 1.2V, Low voltage detection disabled.
- 8. On MB91F467Dx, the I2C pin consumes typical 200 μA and maximal 400 μA when "L" level is output, even if there is no load condition. When entering the standby mode while I2C outputs "L", the above-mentioned current is added to the current on V_{DD}5. The I2C pins are recommended to use for port input or external interrupt in standby mode.
- 9. Main regulator OFF, sub regulator set to 1.2V, Low voltage detection disabled, RC oscillator enabled. Additional current consumption of Sub oscillator losc has to be taken into account.

4. A/D converter characteristics

(VDD5 = AVcc5 = 3.0 V to 5.5 V, Vss5 = AVss5 = 0 V, $T_A = -40$ °C to $T_{A(max)}$)

Domenatan	Comple of	Din name		Value		I I a i i	Pomarks	
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks	
Resolution	_	_	_	_	10	bit		
Total error	_	_	- 3	_	+ 3	LSB		
Nonlinearity error	_	_	- 2.5	_	+ 2.5	LSB		
Differential nonlinearity error	_	_	- 1.9	_	+ 1.9	LSB		
Zero reading voltage	Vот	ANn	AVRL – 1.5 LSB	AVRL + 0.5 LSB	AVRL + 2.5 LSB	V		
Full scale reading voltage	V _{FST}	ANn	AVRH – 3.5 LSB	AVRH – 1.5 LSB	AVRH + 0.5 LSB	V		
Compare time	т		0.6	_	t.b.d. ¹	μs	4.5 V ≤ AVcc5 ≤ 5.5 V	
Compare time	Tcomp	_	2.0	_	t.b.d. ¹	μs	3.0 V ≤ AVcc5 ≤ 4.5 V	
	т		0.4	_	_	μs	4.5 V ≤ AVcc5 ≤ 5.5 V, REXT < 2 kΩ	
Sampling time	Tsamp	_	1.0	_	_	μs	3.0 V ≤ AVcc5 ≤ 4.5 V, REXT < 1 kΩ	
Conversion time	_		1.0	_	_	μs	4.5 V ≤ AVcc5 ≤ 5.5 V	
Conversion time	Tconv		3.0	—	_	μs	3.0 V ≤ AVcc5 ≤ 4.5 V	
Input capacitance	Cin	ANn	_	_	11	pF		
Input registance	D	ANIn	_	_	2.6	kΩ	4.5 V ≤ AVcc5 ≤ 5.5 V	
Input resistance	Rin	ANn	_	—	12.1	kΩ	3.0 V ≤ AVcc5 ≤ 4.5 V	
Analog input leakage	Long	ANn	– 1	_	+ 1	μΑ	T _A = + 25 °C	
current	IAIN	AINII	- 3	_	+ 3	μΑ	$T_A = T_{A(max)}$	
Analog input voltage range	Vain	ANn	AVRL	_	AVRH	V		
Offset between input channels	_	ANn	_	_	4	LSB		

^{1.} Paramater is under re-evaluation.

(Continued)

Note: The accuracy gets worse as AVRH - AVRL becomes smaller

92

(Continued)

Parameter	Symbol	Pin name		Value		Unit	Remarks
Faranietei	Syllibol	riii iiaiiie	Min	Тур	Max	Oilit	Remarks
D. ()	AVRH	AVRH5	0.75 × AVcc5	_	AVcc5	٧	
Reference voltage range	AVRL	AVss5	AVss5	_	AVcc5 × 0.25	٧	
	lA	AVcc5	_	2.5	5	mA	A/D Converter active
Power supply current	Іан	AVcc5		_	5	μА	A/D Converter not operated *1
Reference voltage current	lR	AVRH5	_	0.7	1	mA	A/D Converter active
	Іпн	AVRH5	_	_	5	μА	A/D Converter not operated *2

^{*1 :} Supply current at AVcc5, if A/D converter and ALARM comparator are not operating, $(V_{DD}5 = AVcc5 = AVRH = 5.0 \text{ V})$

Sampling Time Calculation

 T_{samp} = (2.6 kOhm + Rext) \times 11pF \times 7; for 4.5V \leq AVcc5 \leq 5.5V T_{samp} = (12.1 kOhm + Rext) \times 11pF \times 7; for 3.0V \leq AVcc5 \leq 4.5V

Conversion Time Calculation

 $T_{conv} = T_{samp} + T_{comp}$

Definition of A/D converter terms

Resolution

Analog variation that is recognizable by the A/D converter.


Nonlinearity error

Deviation between actual conversion characteristics and a straight line connecting the zero transition point (00 0000 0000 $_{\text{B}} \leftrightarrow 00$ 0000 0001 $_{\text{B}}$) and the full scale transition point (11 1111 1110 $_{\text{B}} \leftrightarrow 11$ 1111 1111 $_{\text{B}}$).

- · Differential nonlinearity error
 - Deviation of the input voltage from the ideal value that is required to change the output code by 1 LSB.
- · Total error


This error indicates the difference between actual and theoretical values, including the zero transition error, full scale transition error, and nonlinearity error.

^{*2 :} Input current at AVRH5, if A/D converter is not operating, (VDD5 = AVCc5 = AVRH = 5.0 V)



(Continued)

(Continued)



Differential nonlinearity error Actual conversion characteristics (N+1)H · Ideal characteristics Digital output Νн (N-1)H V_{FST} (measure-ment value) V_{NT} (measurement value) (N-2)H Actual conversion characteristics AVss5 AVRH Analog input

Nonlinearity error of digital output N = $\frac{V_{NT} - \{1LSB \times (N-1) + V_{OT}\}}{1LSB}$ [LSB]

Differential nonlinearity error of digital output N = $\frac{V (N+1) T - V_{NT}}{1LSB}$ - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{OT}}{1022} [V]$$

N : A/D converter digital output value

 $V_{\text{OT}}\:\:$: Voltage at which the digital output changes from 000H to 001H. VFST : Voltage at which the digital output changes from 3FEH to 3FFH.

5. Alarm comparator characteristics

Parameter	Symbol	Pin name		Unit	Remarks		
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Power supply current	l _{A5ALMF}		_	25	40	μΑ	Alarm compar- ator enabled in fast mode (per channel) *1
	la5alms	AVcc5	_	7	10	μА	Alarm comparator enabled in normal mode (per channel)
	I _{А5} АLМН		_	_	5	μА	Alarm comparator disabled
ALARM pin in-	Ialin		- 1	_	+ 1	μΑ	T _A =25 °C
put current	IALIN		- 3		+ 3	μΑ	T _A =T _{A(max)}
ALARM pin in- put voltage range	Valin		0	_	AVcc5	V	
Alarm upper limit voltage	Viah		AVcc5 × 0.78 - 3%	AVcc5 × 0.78	AVcc5 × 0.78 + 3%	٧	
Alarm lower limit voltage	VIAL		AVcc5 × 0.36 - 5%	AVcc5 × 0.36	AVcc5 × 0.36 + 5%	V	
Alarm hysteresis voltage	VIAHYS	ALARM_n	50	_	250	mV	
Alarm input resistance	Rin		5	_	_	МΩ	
Comparion	tcompf		_	0.1	0.2	μs	Alarm compar- ator enabled in fast mode *1
Comparion time	tсомрs		_	1	2	μs	Alarm comparator enabled in normal mode

Note: *1: The fast Alarm Comparator mode is enabled by setting ACSR.MD=1 Setting ACSR.MD=0 sets the normal mode.

6. FLASH memory program/erase characteristics

6.1. MB91F465DA

(VDD5 = 3.0 V to 5.5 V, VDD5R = 3.0 V to 5.5 V, Vss5 = 0 V, TA = -40 $^{\circ}$ C to + 105 $^{\circ}$ C)

Parameter		Value		Unit	Remarks
Faranietei	Min	Min Typ Max		Oilit	Kemarks
Sector erase time	-	0.9	3.6	s	Erasure programming time not included
Chip erase time	-	n*0.9	n*3.6	s	n is the number of Flash sector of the device
Word (16-bit width) pro- gramming time	-	23	370	μs	System overhead time not included
Programm/Erase cycle	10 000			cycle	
Flash data retention time	20			year	*1

^{*1:} This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)

6.2. MB91F467Dx

 $(V_{DD}5 = 3.0 \text{ V to } 5.5 \text{ V}, V_{DD}5R = 3.0 \text{ V to } 5.5 \text{ V}, V_{SS}5 = 0 \text{ V}, T_A = -40 ^{\circ}\text{C to } + 105 ^{\circ}\text{C})$

Parameter		Value		Unit	Remarks
Farameter	Min	Тур	Max	Onit	Kemarks
Sector erase time	-	0.5	2.0	s	Erasure programming time not included
Chip erase time	-	n*0.5	n*2.0	s	n is the number of Flash sector of the device
Word (16 or 32-bit width) programming time	-	6	100	μs	System overhead time not included
Programm/Erase cycle	10 000			cycle	
Flash data retention time	20			year	*1

^{*1:} This value was converted from the results of evaluating the reliability of the technology (using Arrhenius equation to convert high temperature measurements into normalized value at 85°C)


7. AC characteristics

7.1. Clock timing

(VDD5 = 3.0 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}\text{C}$ to TA(max))

Parameter	Symbol	Pin name	Value			Unit	Condition	
Parameter	Symbol		Min	Тур	Max	Offic	Contaition	
Clock frequency	fc	X0 X1	3.5	4	16	MHz	Opposite phase external supply or crystal	
Clock frequency	IC	X0A X1A	32	32.768	100	kHz		


• Clock timing condition



7.2. Reset input ratings

(VdD5 = 3.0 V to 5.5 V, Vss5 = AVss5 = 0 V, Ta = -40 $^{\circ}\text{C}$ to Ta(max))

Parameter	Symbol	Pin name	Condition	Va	Unit		
Farameter	Syllibol	Fili lialile	Condition	Min	Max		
INITX input time (at power-on)	t	INITX		10	_	ms	
INITX input time (other than the above)	tintl		_	20	_	μs	



7.3. LIN-USART Timings at $V_{DD}5 = 3.0$ to 5.5 V

- · Conditions during AC measurements
- All AC tests were measured under the following conditions:
- - IO_{drive} = 5 mA
- $-V_{DD}5 = 3.0 \text{ V to } 5.5 \text{ V, } I_{load} = 3 \text{ mA}$
- Vss5 = 0 V
- - $T_A = -40 \, ^{\circ}C$ to $T_{A(max)}$
- - C₁ = 50 pF (load capacity value of pins when testing)
- - $VOL = 0.2 \times V_{DD}5$
- - $VOH = 0.8 \times V_{DD}5$
- - EPILR = 0, PILR = 1 (Automotive Level = worst case)

 $(V_{DD}5 = 3.0 \text{ V to } 5.5 \text{ V}, \text{Vss5} = \text{AVss5} = 0 \text{ V}, \text{TA} = -40 ^{\circ}\text{C to T}_{A(\text{max})})$

			,	V _{DD} 5 = 3.0	V to 4.5 V	V _{DD} 5 = 4.5	V to 5.5 V	
Parameter	Symbol	Pin name	Condition	Min	Max	Min	Max	Unit
Serial clock cycle time	t scyci	SCKn		4 tclkp	_	4 tclkp	_	ns
SCK ↓ → SOT delay time	t sLOVI	SCKn SOTn	Internal clock operation (master mode)	- 30	30	- 20	20	ns
SOT → SCK ↓ delay time	t ovshi	SCKn SOTn		$m \times \\ t_{\text{CLKP}} - 30^*$	_	$m \times \\ t_{\text{CLKP}} - 20^*$	_	ns
Valid SIN → SCK ↑ setup time	t ıvsнı	SCKn SINn		tclkp + 55	_	tclkp + 45	_	ns
SCK ↑ → valid SIN hold time	t sнıxı	SCKn SINn		0	_	0	_	ns
Serial clock "H" pulse width	tshsle	SCKn		tclkp + 10	_	tclkp + 10	_	ns
Serial clock "L" pulse width	t slshe	SCKn		tclkp + 10	_	tclkp + 10	_	ns
SCK ↓ → SOT delay time	tslove	SCKn SOTn	External clock		2 tclkp + 55	_	2 tclkp + 45	ns
Valid SIN → SCK ↑ setup time	tivshe	SCKn SINn	operation (slave mode)	10	_	10	_	ns
SCK ↑ → valid SIN hold time	t shixe	SCKn SINn	mode)	tclkp + 10	_	tclkp + 10	_	ns
SCK rising time	tre	SCKn		_	20	_	20	ns
SCK falling time	t re	SCKn		_	20	_	20	ns


^{* :} Parameter m depends on tscyci and can be calculated as :

- if $t_{SCYCI} = 2^*k^*t_{CLKP}$, then m = k, where k is an integer > 2
- if $t_{SCYCI} = (2*k + 1)*t_{CLKP}$, then m = k + 1, where k is an integer > 1


Notes: • The above values are AC characteristics for CLK synchronous mode.

• tclkp is the cycle time of the peripheral clock.

• Internal clock mode (master mode)



• External clock mode (slave mode)



7.4. $I^{2}C$ AC Timings at $V_{DD}5 = 3.0$ to 5.5 V

· Conditions during AC measurements

All AC tests were measured under the following conditions:

- $IO_{drive} = 3 mA$
- $V_{DD}5 = 3.0 \text{ V to } 5.5 \text{ V}$, $I_{load} = 3 \text{ mA}$ ($V_{DD} = 4.5 \text{ V to } 5.5 \text{ V for MB91F467Dx}$)
- Vss5 = 0 V
- $T_A = -40$ °C to $T_{A(max)}$
- $C_1 = 50 pF$
- $VOL = 0.3 \times V_{DD}5$
- $VOH = 0.7 \times V_{DD}5$
- EPILR = 0, PILR = 0 (CMOS Hysteresis 0.3 × Vpp5/0.7 × Vpp5)

Fast mode:


 $(V_{DD}5 = 3.5 \text{ V to } 5.5 \text{ V}, V_{SS}5 = AV_{SS}5 = 0 \text{ V}, T_{A} = -40 \, ^{\circ}\text{C to } T_{A(max)})$

		,	Value			
Parameter	Symbol	Pin name			Unit	Remark
			Min	Max		
SCL clock frequency	f scL	SCLn	0	400	kHz	
Hold time (repeated) START condition. After this period, the first clock pulse is generated	t hd;sta	SCLn, SDAn	0.6	_	μs	
LOW period of the SCL clock	t Low	SCLn	1.3	_	μs	
HIGH period of the SCL clock	t HIGH	SCLn	0.6	_	μs	
Setup time for a repeated START condition	t su;sta	SCLn, SDAn	0.6	_	μs	
Data hold time for I ² C-bus devices	thd;dat	SCLn, SDAn	0	0.9	μs	
Data setup time	t su;dat	SCLn, SDAn	100	_	ns	
Rise time of both SDA and SCL signals	tr	SCLn, SDAn	20 + 0.1Cb	300	ns	*1
Fall time of both SDA and SCL signals	t _f	SCLn, SDAn	20 + 0.1Cb	300	ns	*1
Setup time for STOP condition	t su;sto	SCLn, SDAn	0.6	_	μs	
Bus free time between a STOP and START condition	t BUF	SCLn, SDAn	1.3	_	μs	
Capacitive load for each bus line	Сь	SCLn, SDAn	_	400	pF	
Pulse width of spike suppressed by input filter	t sp	SCLn, SDAn	0	(11.5) × tclkp	ns	*2

^{*1} On MB91F467Dx only guaranteed for $4.5 \text{ V} < \text{V}_{DD}5 < 5.5 \text{ V}$.

Note: tclkp is the cycle time of the peripheral clock.

^{*2} The noise filter will suppress single spikes with a pulse width of 0ns and between (1 to 1.5) cycles of peripheral clock, depending on the phase relationship between I2C signals (SDA, SCL) and peripheral clock.




7.5. Free-run timer clock

(VDD5 = 3.0 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}$ C to TA(max))

Parameter	Symbol Pi	Pin name	Condition	Value		Unit
		riii iiaiiie	Condition	Min	Max	
Input pulse width	tтıwн tтıwL	CKn	_	4tclkp	_	ns

Note: tclkp is the cycle time of the peripheral clock.




7.6. Trigger input timing

(VDD5 = 3.0 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}\text{C}$ to TA(max))

Parameter	Symbol	Pin name	Condition	Va	Unit	
		Pili liaille	Condition	Min	Max	Oille
Input capture input trigger	tinp	ICUn	_	5tclkp	_	ns
A/D converter trigger	t atgx	ATGX	_	5tclkp	_	ns

Note : t_{CLKP} is the cycle time of the peripheral clock.



7.7. External Bus AC Timings at VDD35 = 4.5 to 5.5 V

• Conditions during AC measurements

All AC tests were measured under the following conditions:


- $IO_{drive} = 5 mA$
- $V_{\text{DD}}35 = 4.5 \text{ V}$ to 5.5 V, $I_{\text{load}} = 5 \text{ mA}$
- Vss5 = 0 V
- $T_A = -40$ °C to $T_{A(max)}$
- $C_1 = 50 pF$
- VOL = $0.2 \times V_{DD}35$
- VOH = $0.8 \times V_{DD}35$
- EPILR = 0, PILR = 1 (Automotive Level = worst case)

7.7.1. Basic Timing

(VDD35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}\text{C}$ to TA(max))

Parameter	Symbol	Pin name	Va	Unit		
raiailletei	Зушьог	FIII IIaiiie	Min	Max	Oill	
MCLKO	t clch	MCLKO	1/2 x tськт — 7	1/2 × tськт + 7	ns	
	t chcL	WICERO	1/2 × tськт – 7	1/2 × tськт + 7	ns	
MCLKO ↓ to CSXn delay time	tclcsl			9	ns	
	t clcsh	MCLKO		8	ns	
MCLKO \uparrow to CSXn delay time (Addr \rightarrow CS delay)	t chcsL	CSXn	- 5	+ 2	ns	
MCLKO ↓ to ASX delay time	tclasl	MCLKO	_	8	ns	
	t CLASH	ASX	_	8	ns	
MCLKO ↓ to BAAX delay time	t CLBAL	MCLKO	_	5	ns	
	t CLBAH	BAAX	1	_	ns	
MCLKO ↓ to Address valid delay time	tclav	MCLKO A25 to A0	_	11	ns	

Note: tclkt is the cycle time of the external bus clock.




7.7.2. Synchronous/Asynchronous read access with external MCLKI input

(VDD35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, $T_A = -40$ °C to $T_{A(max)}$)

Parameter	Symbol	Pin name	Value		Unit
Farameter	Symbol	Pili lialile	Min	Max	
MCLKO ↑ /MCLKI ↑ to RDX delay time	tchrl	MCLKO RDX	– 5	2	ns
	tchrh	MCLKI RDX	8	16	ns
Data valid to RDX ↑ setup time	t osrh	RDX D31 to D0	19	_	ns
RDX ↑ to Data valid hold time (external MCLKI input)	t RHDX	RDX D31 to D0	0	_	ns
Data valid to MCLKI ↑ setup time	tоscн	MCLKI D31 to D0	3	_	ns
MCLKI ↑ to Data valid hold time	tснох	MCLKI D31 to D0	1	_	ns
MCLKO ↓ to WRXn (as byte enable) delay time	t clwrl	MCLKO	_	9	ns
	t clwrh	WRXn	– 1	_	ns
MCLKO ↓ to CSXn delay time	tclcsl	MCLKO	_	9	ns
	t clcsH	CSXn	_	8	ns


Note: The usage of the external feedback from MCLKO to MCLKI is not recommended.



7.7.3. Synchronous/Asynchronous read access with internal MCLKO --> MCLKI feedback

(Vdd35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}\text{C}$ to Ta(max))


Parameter	Symphol	Din nama	Va	Unit	
	Symbol	Pin name	Min	Max	Unit
MCLKO ↑ to RDX delay time	TCHRL	MCLKO RDX	– 5	2	ns
	TCHRH	WICERO RDX	– 5	2	ns
Data valid to RDX ↑ setup time	TDSRH	RDX D31 to D0	20	_	ns
RDX ↑ to Data valid hold time (internal MCLKO → MCLKI / /MCLKI feedback)	TRHDX	RDX D31 to D0	0	_	ns
MCLKO ↓ to WRXn (as byte enable) delay time	TCLWRL	MCLKO	_	9	ns
	TCLWRH	WRXn	– 1	_	ns
MCLKO ↓ to CSXn delay time	TCLCSL	MCLKO		9	ns
	TCLCSH	CSXn	_	8	ns



7.7.4. Synchronous write access - byte control type


(VDD35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 °C to $T_{A(max)}$)

Parameter	Symbol	Pin name	Va	lue	Unit
Parameter	Зуппон	Fili liallie	Min	Max	Ullit
MCLKO to WEY dolay time	TCLWL	MCLKO		9	ns
MCLKO ↓ to WEX delay time	TCLWH	WEX	2	_	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D0	- 11	_	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D0	tclкт — 10	_	ns
MCLKO ↓ to WRXn (as byte enable)	TCLWRL	MCLKO	_	9	ns
delay time	TCLWRH	WRXn	- 1	_	ns
MCLKO ↓ to CSXn delay time	TCLCSL	MCLKO	_	9	ns
INCLINO V to COATI delay time	TCLCSH	CSXn	_	8	ns



7.7.5. Synchronous write access - no byte control type $(V_{DD}35 = 4.5 \text{ V to } 5.5 \text{ V, Vss5} = \text{AVss5} = 0 \text{ V, T}_{A} = -40 \text{ °C to T}_{A(\text{max})})$


Davamatav	Comple al	Din nama	Value		I I mit
Parameter	Symbol	Pin name	Min	Max	Unit
MCLKO ↓ to WRXn delay time	TCLWRL	MCLKO	_	9	ns
	TCLWRH	WRXn	– 1	_	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D0	- 12	_	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D0	tськт — 8	_	ns
MCLKO ↓ to CSXn delay time	TCLCSL	MCLKO	_	9	ns
MCLKO ↓ to CSXn delay time	TCLCSH	CSXn	_	8	ns



7.7.6. Asynchronous write access - byte control type


 $(V_{DD}35 = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Vss5} = \text{AVss5} = 0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C} \text{ to T}_{A(max)})$

Parameter	Symbol	Pin name	Value		Unit
Farameter	Symbol	Symbol		Max	Oilit
WEX ↓ to WEX ↑ pulse width	TWLWH	WEX	tськт — 2	_	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D0	1/2 × tськт — 13		ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D0	1/2 × tclкт — 10	_	ns
WEX to WRXn delay time	TWRLWL	WEX	_	1/2 × tськт + 2	ns
WEX to WRAIT delay time	TWHWRH	WRXn	$1/2 \times t$ ськт — 4		ns
WEX to CSXn delay time	TCLWL	WEX	_	1/2 × t clкт	ns
WEX to COXII delay time	TWHCH	CSXn	1/2 imes tськт -5		ns



7.7.7. Asynchronous write access - no byte control type $(V_{DD}35=4.5~V~to~5.5~V,~Vss5=AVss5=0~V,~T_A=-40~^{\circ}C~to~T_{A(max)})$


Doromotor	Symbol Din nome	Pin name	Va	Unit	
Parameter	Symbol	Pili liaille	Min	Max	
WRXn ↓ to WRXn ↑ pulse width	TWRLWRH	WRXn	tcькт — 1		ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D0	1/2 × tськт — 14	_	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D0	1/2 × tськт – 7	_	ns
WRXn to CSXn delay time	TCLWRL	WRXn	— 1/2 × tcı	1/2 × tськт – 1	ns
WANT to Contract unite	TWRHCH	CSXn	1/2 × tськт — 3		ns



7.7.8. RDY waitcycle insertion

(Vdd35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, Ta = -40 $^{\circ}\text{C}$ to Ta(max))

Parameter	Symbol	Pin name	Value		Unit
Farameter	Symbol	Fili liaille	Min	Max	Oill
RDY setup time	TRDYS	MCLKO RDY	21	_	ns
RDY hold time	TRDYH	MCLKO RDY	0	_	ns




7.7.9. Bus hold timing

(VDD35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}\text{C}$ to TA(max))

Parameter	Symbol Pin name		Value		Unit
	Syllibol	Pili liaille	Min	Max	Unit
MCLKO ↓ to BGRNTX delay time	TCLBGL	MCLKO	_	2 × tclкт + 5	ns
	TCLBGH	BGRNTX	_	2 × tclкт + 2	ns
Bus HIZ to BGRNTX ↓	TAXBGL	BGRNTX	tclкт — 6	_	ns
BGRNTX ↑ to Bus drive	TBGHAV	MCLK* A0 to An RDX, ASX WRXn,WEX CSXn,BAAX	tськт + 8	_	ns

Note: BRQ must be kept High until the bus is granted (this is acknowledged by the falling edge of BGRNTX). It must be kept High as long as the bus shall be hold.


After releasing the bus (BRQ set to Low) this is acknowledged by the rising edge of BGRNTX.



7.7.10. Clock relationships

(Vdd35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, Ta = -40 $^{\circ}\text{C}$ to Ta(max))

Parameter	Symbol	Pin name	Va	lue	Unit
Farameter	Syllibol	riii name	Min	Max 7	Oilit
MCLKO ↓ to MCLKE (in sleep mode)	TCLML	MCLKO	_	7	ns
INICERO V to MICERE (III Sleep Hode)	TCLMH	MCLKE	- 1	_	ns




7.7.11. DMA transfer

(Vdd35 = 4.5 V to 5.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}\text{C}$ to Ta(max))

Parameter	Symbol	Pin name	Va	lue	Unit
Farameter	Symbol	Pili liaille	Min	Max	Unit
MCLKO ↓ to DACKX delay time	TCLDAL	MCLKO	_	9	ns
INCERO V to DACKA delay time	TCLDAH DACKXn	DACKXn	_	6	ns
MCLKO ↓ to DEOP delay time	TCLDEL	MCLKO	_	8	ns
WCLRO ↓ to DEOF delay time	TCLDEH	DEOPn	_	9	ns
MCLKO ↑ to DACKX delay time (ADDR → delayed CS)	TCHDAL	MCLKO DACKXn	- 4	3	ns
MCLKO ↑ to DEOP delay time (ADDR → delayed CS)	TCHDEL	MCLKO DEOPn	- 4	3	ns
DREQ setup time	TDRQS	MCLKO DREQn	23	_	ns
DREQ hold time	TDRQH	MCLKO DREQn	0	_	ns
DEOTXn setup time	TDTXS	MCLKO DEOTXn	24		ns
DEOTXn hold time	TDTXH	MCLKO DEOTXn	0	_	ns

Note: DREQ and DEOTX must be applied for at least $5 \times t_{\text{CLKT}}$ to ensure that they are really sampled and evaluated. Under best case conditions (DMA not busy) only setup and hold times are required.



7.8. External Bus AC Timings at $V_{DD}35 = 3.0$ to 4.5 V

• Conditions during AC measurements


All AC tests were measured under the following conditions:

- $IO_{drive} = 5 mA$
- $\mbox{V}_{\mbox{\scriptsize DD}}35=3.0$ V to 4.5 V, $\mbox{I}_{\mbox{\scriptsize load}}=3$ mA
- Vss5 = 0 V
- $T_A = -40$ °C to $T_{A(max)}$
- $C_I = 50 pF$
- VOL = $0.2 \times V_{DD}35$
- VOH = $0.8 \times V_{DD}35$
- EPILR = 0, PILR = 1 (Automotive Level = worst case)

7.8.1. Basic Timing

(VDD35 = 3.0 V to 4.5 V, Vss5 = AVss5 = 0 V, $T_A = -40$ °C to $T_{A(max)}$)

Parameter	Symbol Pin name —		Va	Value		
Parameter			Min	Max	Unit	
MCLKO	TCLCH	MCLKO	1/2 × tclкт — 13	1/2 × tclкт + 13	ns	
MCLKO	TCHCL	WICLKO	1/2 × tclкт – 13	1/2 × tськт + 13	ns	
MCLKO ↓ to CSXn delay time	TCLCSL		_	6	ns	
WCLKO ↓ to CSXII delay time	TCLCSH	MCLKO	_	7	ns	
MCLKO ↑ to CSXn delay time (Addr → CS delay)	TCHCSL	CSXn	- 11	0	ns	
MCLKO ↓ to ASX delay time	TCLASL	MCLKO	_	6	ns	
INICERO VIO ASA delay time	TCLASH	ASX	_	1/2 × tclkt + 13 1/2 × tclkt + 13 6 7 0	ns	
MCLKO ↓ to BAAX delay time	TCLBAL	MCLKO	_	3	ns	
INICERO VIO BAAN delay time	TCLBAH	BAAX	1	_	ns	
MCLKO ↓ to Address valid delay time	TCLAV	MCLKO A25 to A0	_	13	ns	




7.8.2. Synchronous/Asynchronous read access with external MCLKI input

 $(V_{DD}35 = 3.0 \text{ V to } 4.5 \text{ V}, \text{ Vss5} = \text{AVss5} = 0 \text{ V}, \text{ T}_{A} = -40 ^{\circ}\text{C to T}_{A(max)})$

Parameter	Symbol	Pin name	Va	lue	Unit
Parameter	Symbol	Pili liaille	Min	Max	- Offic
MCLKO ↑/MCLKI ↑ to RDX	TCHRL	MCLKO RDX	- 12	0	ns
delay time	TCHRH	MCLKI RDX	12	26	ns
Data valid to RDX ↑ setup time	TDSRH	RDX D31 to D0	28	_	ns
RDX ↑ to Data valid hold time (external MCLKI input)	TRHDX	RDX D31 to D0	0	_	ns
Data valid to MCLKI ↑ setup time	TDSCH	MCLKI D31 to D0	3	_	ns
MCLKI ↑ to Data valid hold time	TCHDX	MCLKI D31 to D0	1	_	ns
MCLKO ↓ to WRXn	TCLWRL	MCLKO	_	6	ns
(as byte enable) delay time	TCLWRH	WRXn	0	_	ns
MCLKO ↓ to CSXn delay time	TCLCSL	MCLKO	_	6	ns
INICERO VIO CONTI delay time	TCLCSH	CSXn	_	7	ns


Note: The usage of the external feedback from MCLKO to MCLKI is not recommended.



7.8.3. Synchronous/Asynchronous read access with internal MCLKO --> MCLKI feedback

(VDD35 = 3.0 V to 4.5 V, Vss5 = AVss5 = 0 V, TA = -40 $^{\circ}\text{C}$ to TA(max))


Parameter	Symbol	Pin name	Va	lue	Unit
Farameter	Symbol	Fili liaille	Min	Max	
MCLKO ↑ to RDX delay time	TCHRL	MCLKO RDX	– 12	0	ns
INCLINE TO REAL GETAY TIME	TCHRH	WICERO RDX	- 9	1	ns
Data valid to RDX ↑ setup time	TDSRH	RDX D31 to D0	29		ns
RDX ↑ to Data valid hold time (internal MCLKO → MCLKI / /MCLKI feedback)	TRHDX	RDX D31 to D0	0	_	ns
MCLKO ↓ to WRXn	TCLWRL	MCLKO	_	6	ns
(as byte enable) delay time	TCLWRH	WRXn	0	_	ns
MCLKO ↓ to CSXn delay time	TCLCSL	MCLKO		6	ns
WOLKO V to COAH delay time	TCLCSH	CSXn	_	7	ns



7.8.4. Synchronous write access - byte control type


(VDD35 = 3.0 V to 4.5 V, Vss5 = AVss5 = 0 V, $T_A = -40$ °C to $T_{A(max)}$)

Parameter	Symbol	Pin name	Va	lue	Unit
Farameter	Syllibol	Fill Hallie	Min	Max	Oilit
MCLKO ↓ to WEX delay time	TCLWL	MCLKO	_	7	ns
MCERO V to WEX delay time	TCLWH	WEX	1	_	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D0	- 20	_	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D0	tclкт — 19	_	ns
MCLKO ↓ to WRXn (as byte enable)	TCLWRL	MCLKO	_	6	ns
delay time	TCLWRH	WRXn	0	_	ns
MCLKO ↓ to CSXn delay time	TCLCSL	MCLKO	_	6	ns
WOLKO V to COAH delay time	TCLCSH	CSXn	_	7	ns



7.8.5. Synchronous write access - no byte control type $(V_{DD}35=3.0~V~to~4.5~V,~Vss5=AVss5=0~V,~T_A=-40~^{\circ}C~to~T_{A(max)})$


Parameter	Symbol Pin name		Value		- Unit
Parameter	Symbol	Pili liame	Min	Max	Unit
MCLKO ↓ to WRXn delay time	TCLWRL	MCLKO	_	6	ns
INICERO 4 to WRAII delay tilile	TCLWRH	WRXn	0	_	ns
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D0	- 20	_	ns
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D0	tськт — 14	_	ns
MCLKO ↓ to CSXn delay time	TCLCSL	MCLKO	_	6	ns
WOLKO V to COAH delay time	TCLCSH	CSXn	_	7	ns



7.8.6. Asynchronous write access - byte control type


 $(V_{DD}35 = 3.0 \text{ V to } 4.5 \text{ V}, \text{ Vss5} = \text{AVss5} = 0 \text{ V}, \text{ T}_{A} = -40 \, ^{\circ}\text{C} \text{ to T}_{A(max)})$

Parameter	Symbol Pin name		Value		Unit
Faranietei	Symbol	Fill liaille	Min	Max	Oilit
WEX ↓ to WEX ↑ pulse width	TWLWH	WEX	tськт — 2	_	ns
Data valid to WEX ↓ setup time	TDSWL	WEX D31 to D0	1/2 × tськт — 20	_	ns
WEX ↑ to Data valid hold time	TWHDH	WEX D31 to D0	1/2 × tclкт — 20	_	ns
WEX to WRXn delay time	TWRLWL	WEX		1/2 × tclкт + 3	ns
WEX to WEXIT delay time	TWHWRH	WRXn	1/2 × tclкт – 7	_	ns
WEX to CSXn delay time	TCLWL	WEX	_	1/2 × tськт — 1	ns
WEX to COAT delay time	TWHCH	CSXn	1/2 × tськт — 4	_	ns



7.8.7. Asynchronous write access - no byte control type $(V_{DD}35 = 3.0 \text{ V to } 4.5 \text{ V, Vss}5 = \text{AVss}5 = 0 \text{ V, T}_{A} = -40 \text{ °C to T}_{A(\text{max})})$


Parameter	Symbol	ymbol Pin name		Value		
Parameter	Symbol	Fill flaffie	Min	Max	Unit	
WRXn ↓ to WRXn ↑ pulse width	TWRLWRH	WRXn	tclкт — 2		ns	
Data valid to WRXn ↓ setup time	TDSWRL	WRXn D31 to D0	1/2 × tськт — 21	_	ns	
WRXn ↑ to Data valid hold time	TWRHDH	WRXn D31 to D0	1/2 × tclкт — 18	_	ns	
WRXn to CSXn delay time	TCLWRL	WRXn	_	1/2 × tськт – 1	ns	
WITAIT to COAIT delay tillle	TWRHCH	CSXn	1/2 × tclkt - 4		ns	



7.8.8. RDY waitcycle insertion

(Vdd35 = 3.0 V to 4.5 V, Vss5 = AVss5 = 0 V, Ta = -40 $^{\circ}\text{C}$ to Ta(max))

Parameter	Symbol Pin name		Va	Unit	
Faranietei	Symbol	Fili lialile	Min	Max	Oilit
RDY setup time	TRDYS	MCLKO RDY	37	_	ns
RDY hold time	TRDYH	MCLKO RDY	0	_	ns




7.8.9. Bus hold timing

(VDD35 = 3.0 V to 4.5 V, Vss5 = AVss5 = 0 V, TA = -40 °C to TA(max))

Parameter	Symbol	Pin name	Value		Unit
Farameter	Syllibol	Fili flame	Min	Max	Oilit
MCLKO ↓ to BGRNTX delay time	TCLBGL	MCLKO	_	2 × tclкт + 16	ns
INICERO VIO BORNIX delay lille	TCLBGH	BGRNTX	_	2 × tськт + 3	ns
Bus HIZ to BGRNTX ↓	TAXBGL	BGRNTX	tclkt + 1	_	ns
BGRNTX ↑ to Bus drive	TBGHAV	MCLK* A0 to An RDX, ASX WRXn,WEX CSXn,BAAX	tськт + 1	_	ns

Note: BRQ must be kept High until the bus is granted (this is acknowledged by the falling edge of BGRNTX). It must be kept High as long as the bus shall be hold.


After releasing the bus (BRQ set to Low) this is acknowledged by the rising edge of BGRNTX.



7.8.10. Clock relationships

(Vdd35 = 3.0 V to 4.5 V, Vss5 = AVss5 = 0 V, Ta = -40 $^{\circ}\text{C}$ to Ta(max))

Parameter	Symbol	Pin name	Val	lue	Unit
Farameter	Symbol	Fili lialile	Min	Max	Oilit
MCLKO ↓ to MCLKE	TCLML	MCLKO	_	3	ns
(in sleep mode)	TCLMH	MCLKE	0		ns




7.8.11. DMA transfer

(VDD35 = 3.0 V to 4.5 V, Vss5 = AVss5 = 0 V, TA = -40 °C to TA(max))

Parameter	Symbol	Pin name	Va	lue	Unit
Parameter	Symbol	Pili liame	Min	Max	
MCLKO ↓ to DACKX delay time	TCLDAL	MCLKO	_	7	ns
INCLRO V to DACKA delay time	TCLDAH	DACKXn		8	ns
MCLKO ↓ to DEOP delay time	TCLDEL	MCLKO	_	7	ns
WCLKO \(\text{to BEOF delay time}	TCLDEH	DEOPn		11	ns
MCLKO ↑ to DACKX delay time (ADDR → delayed CS)	TCHDAL	MCLKO DACKXn	- 10	2	ns
MCLKO ↑ to DEOP delay time (ADDR → delayed CS)	TCHDEL	MCLKO DEOPn	- 10	1	ns
DREQ setup time	TDRQS	MCLKO DREQn	38	_	ns
DREQ hold time	TDRQH	MCLKO DREQn	0	_	ns
DEOTXn setup time	TDTXS	MCLKO DEOTXn	39		ns
DEOTXn hold time	TDTXH	MCLKO DEOTXn	0	_	ns


Note: DREQ and DEOTX must be applied for at least $5 \times t_{\text{CLKT}}$ to ensure that they are really sampled and evaluated. Under best case conditions (DMA not busy) only setup and hold times are required.




■ ORDERING INFORMATION

Part number	Package	Maximum ambient temperature T _{A(max)}	Remarks
MB91F467DAPFVS-GSE2		+ 105 °C	
MB91F467DBPFVS-GSE2	208-pin plastic QFP (FPT-208P-M04)	+ 105 °C	not recommended
MB91F467DAPVSR-GSE2	(111 2001 11101)	+ 105 °C	
MB91F467DBPVSR-GSE2	208-pin plastic QFP	+ 105 °C	Lead-free package
MB91F465DAPVSR-GSE2	(FPT-208P-M04)	+ 105 °C	Lead-free package

■ PACKAGE DIMENSION





Please confirm the latest package dimension by following URL. http://edevice.fujitsu.com/fj/DATASHEET/ef-ovpklv.html

■ REVISION HISTORY

Version	Date	Remark
2.0	2007-09-04	Initial version
2.1	2007-10-08	Revision history table added Fixed PDF generation problem before section "AD converter characteristics" Absolute maximum ratings: Smoothing capacitor size at VCC18C changed to "typ 4.7uF" Output voltage 2 is max. VDD35 Recommended operating conditions: Power supply slew rate fixed Exchanged the sequence of device names into "MB91F465DA, MB91F467DA" where they appeare on one line
2.2	2007-10-16	Moved revision history to the end of file Features: Added Clock Monitor Corrected VCC18C pin number in table "Power supply/Ground pins" pg.14 Electrical characteristics: Added section 7.FLASH memory program/erase characteristics
2.3	2007-10-22	DC characterisitcs: Corrected IccH in STOP + RTC 100kHz mode and ILV (Icc of low volt detection) max. value
2.4	2007-10-25	FLASH memory program/erase characteristics: Typo fixed in note *1 Recommended operating conditions: Corrected text for smoothing capacitor at VCC18C pin Naming inconsistency AVSS / AVSS5 fixed Features: added Up/Down counter Product lineup: fixed number of interrupt channels Handling devices: changed the notes about external clock supply and removed section "Single phase clock supply" Clock timing: removed "Single phase clock supply" from freq. table
2.5	2008-1-11	DC characterisitcs: I _{IL} = +/- 3 uA at 105 deg.C IO CIRCUIT TYPE: Corrected oscillator pin block diagrams ELECTRICAL CHARACTERISTICS: re-arranged section sequence Fixed typos in ALARM comparator spec. Added MB91F467DB (called F467Dx if the text item is for bot revisions) Corrected IO-MAP according to latest proofread on F460G series Various corrections after proofread by FJ
2.6	2008-02-04	Added MEMO and DISCLAIMER
2.7	2008-02-18	AC-Characteristics: Replaced "rising"/"falling" with arrow-up/arrow-down


Version	Date	Remark
2.8	2008-06-20	Corrected missing bullets on PDF pages 2+3 Pin Assignment, Block Diagram: Corrected naming and assignments of TTG inputs, SGO and DACKXO Notes on PS register: Re-formatted for better understanding ADC Characteristics: Offset between ADC channels is max. 4 LSB DC Characteristics: Added ILVI (Icc of internal low voltage detection), renamed ILVI into ILVE (for external low voltage detection) AC Characteristics for external bus: Added notes that the usage of external feedback MCLKO> MCLKI is not recommended. Flash parallel programming mode: Added notes about the pins to be set fix-0 / fix-1 (MD_2:0,) Added section about the wait times after power on Flash operation modes: Added note about the BootROM fuction entry address for operation mode switch. Package Dimension: Updated package drawing All pages: Corrected typos and formatting bugs found by FJ proofread
2.9	2008-06-30	EMBEDDED PROGRAM/DATA MEMORY (FLASH): Corrected "The operation mode of the flash memory" instead of "of the MCU"
2.10	2008-08-04	Resources, Product lineup: Added Supply Supervisor (Low voltage detection) DC Characteristics: Updated pull-up/pull-down resistance values, updated and re-numbered the table footnotes
2.11	2008-08-18	Interrupt Vector Table: corrected the footnotes Flash Security: Corrected the sector assignments of FSV1/FSV2 bits Electrical Characteristics: removed the note that analog input/output pins cannot accept +B signal input. Ordering information: updated the part numbers All pages: Kilobytes are now written with "K"
3.0	2009-04-20	Added Ta=125 °C characteristics IO-Map: Renamed registers IORW0,1,2 into IOWR0,1,2 to match the naming in hardware manual
3.1	2009-05-26	DC Characteristics: Icch (RTC mode) at 32kHz is the same as at 100kHz
3.2	2009-06-24	Introduced max. ambient temperature T _{A(max)} , defined in ordering information. Ordering information: Added MB91F467DBHPVSR-GSE2 and MB91F465DAPVSR-GSE2. Features, Internal peripheral resources: Removed DMA fly-by transfer support (there are no IOWRX, IORDX pins on MB91460D series). IO-Map: Added register IOWR3 at address 0x067B. Recommended operating conditions: Corrected "Look-up time PLL" into "Lock-up time PLL". DC Characteristics, Output "L" voltage: Condition is "IoL" (not IoH). Corrected table footnote nr.8 that the I2C pin current is added to the current on VDD5 (not on IccH). Memory Map, Flash memory and external bus area: SA4 to SA7 are available on MB91F467Dx and F465DA too.


■ MAIN CHANGES IN THIS EDITION

	Preceeding revision	FME-MB91460D rev 3.2 (2009-06-24)
	Current revision	DS705-00007-1v0-E (2010-09-01)
Page	Section	Changes
2	■ DESCRIPTION	Fujitsu Microelectronics> Fujitsu Semiconductor
2	■ DESCRIPTION 2. Internal peripheral resources	Removed the note about PHILIPS I ² C license
4	■ PRODUCT LINEUP	Added MB91FV460B (the new EVA device)
4	■ PRODUCT LINEUP	Renamed "Watchdog timer" into "Software watchdog" Renamed "Watchdog timer (RC osc. based)" into "Hardware-Watchdog (RC osc. based)"
102,	■ PRODUCT LINEUP, Temperatur Range (TA), ■ ELECTRICAL CHARACTERISTICS 7. AC characteristics 7.3. LIN-USART Timings at VDD5 = 3.0 to 5.5 V, 7.4. I2C AC Timings at VDD5 = 3.0 to 5.5 V, 7.7. External Bus AC Timings at VDD35 = 4.5 to 5.5 V, 7.8. External Bus AC Timings at VDD35 = 3.0 to 4.5 V	Changed the symbol of ambient temperature from "Ta" into " T_A "
14	■ PIN DESCRIPTION [Power supply/Ground pins]	Added pin 208 to the list of VDD35 pins
21	■ HANDLING DEVICES 3. Power supply pins	Corrected "capacitator" into "capacitor"
27	■ CPU AND CONTROL UNIT 3. Programming model 3.1. Basic programming model	Corrected the name of program status register from "RS" into "PS"
49- 51	■ I/O MAP TCDT0 [R/W] to TCDT7 [R/W]	Free Run Timer 0-7: The TCDT registers are initialized to 0x0000 (by RST)
84	■ ELECTRICAL CHARACTERISTICS 1. Absolute maximum ratings Permitted operating frequency MB91F467DA, MB91F467DB	Removed device MB91F467DBH
84	■ ELECTRICAL CHARACTERISTICS 1. Absolute maximum ratings Permitted power dissipation *7	Removed parameters of T _A > 105 °C
85	■ ELECTRICAL CHARACTERISTICS 1. Absolute maximum ratings, the table footnotes	Removed the notes *9 and *10
85	■ ELECTRICAL CHARACTERISTICS 1. Absolute maximum ratings, the table footnote *7	Corrected the formula for P_{IO} from $P_{IO} = \Sigma (V_{OL} * I_{OL} + V_{OH} * I_{OH})$ into $P_{IO} = \Sigma (V_{SS}-V_{OL} * I_{OL} + V_{DD}-V_{OH} * I_{OH})$
90	■ ELECTRICAL CHARACTERISTICS 3. DC characteristics Power supply current MB91 F467Dx	Removed the Icch parameters of T _A = 125 °C

	Preceeding revision	FME-MB91460D rev 3.2 (2009-06-24)
	Current revision	DS705-00007-1v0-E (2010-09-01)
Page	Section	Changes
92	ELECTRICAL CHARACTERISTICS 4. A/D converter characteristics Zero reading voltage, Full scale reading voltage	Changed the units from "LSB" into "V" and the values from <value>+<n> into <value>+<n lsb=""></n></value></n></value>
92	■ ELECTRICAL CHARACTERISTICS 4. A/D converter characteristics Compare time	Changed Tcomp max from 16,500 us to "t.b.d." because this parameter is under re-evaluation.
99	■ ELECTRICAL CHARACTERISTICS 7. AC characteristics 7.2. Reset input ratings	INITX input time (at power-on): Changed t _{INTL} minimum from 8 ms to 10 ms (same as the main oscillator stabilization time).
134	■ ORDERING INFORMATION	Removed product number MB91F467DBHPVSR-GSE2

■ MEMO AND DISCLAIMER





FUJITSU SEMICONDUCTOR LIMITED

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan

Tel: +81-45-415-5858 http://jp.fujitsu.com/fsl/en/

For further information please contact:

North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 http://www.fma.fujitsu.com/

Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China
Tel: +86-21-6146-3688 Fax: +86-21-6335-1605
http://cn.fujitsu.com/fmc/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269 http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Fujitsu Semiconductor Europe GmbH

-