# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

## **Absolute Maximum Ratings**

V <sub>DD</sub> , SHDN to V <sub>SS</sub> 0.3V to +6V	
IN+, IN-, OUT GND - 0.3V to V <sub>DD</sub> + 0.3V	
Continuous Input Current (any pins)±20mA	
Output Short Circuit to V <sub>DD</sub> or V <sub>SS</sub> Duration5s	
Thermal Limits (Note 1)	
Multiple Layer PCB	
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
6-Pin SC70 (derate 3.1mW/°C above +70°C)245mW	
θ <sub>JA</sub> 326.5°C/W	
θ <sub>1</sub> C 115°C/W	

8-Pin SC70 (derate 3.1mW/°C above +70°C	C)245mW
θ <sub>JA</sub>	326°C/W
θ <sub>JC</sub>	
10-Pin UTQFN (derate 7mW/°C above +70°C	
θ <sub>JA</sub>	143.2°C/W
θ <sub>JC</sub>	
Operating Temperature Range	
Junction Temperature	+150°C
Lead Temperature (soldering 10s)	+300°C
Soldering Temperature (reflow)	+260°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **Electrical Characteristics**

 $(V_{DD}=3.3V,\,V_{SS}=0V,\,V_{IN+}=V_{IN-}=V_{CM}=V_{DD}/2,\,R_L=10k\Omega$  to  $V_{DD}/2,\,\overline{SHDN}=V_{DD},\,T_A=-40^{\circ}C$  to +125°C. Typical values are at  $T_A=+25^{\circ}C,\,$  unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
DC CHARACTERISTICS							
Input Voltage Range	V <sub>IN+</sub> , V <sub>IN-</sub>	Guaranteed by CMRR		V <sub>SS</sub> - 0.1		V <sub>DD</sub> + 0.1	V
Input Offeet Voltage	.,	T <sub>A</sub> = +25°C			0.3	2.2	m\/
Input Offset Voltage	Vos	$T_A = -40^{\circ}C \text{ to } +1$	25°C			3.5	mV
Input Offset Voltage Drift	TCVOS	MAX9636 only				7	μV/°C
(Note 3)	TOVOS	MAX9637, MAX9	9638 only			10	μν/ Ο
		T <sub>A</sub> = +25°C			±0.1	±0.8	
Input Bias Current (Note 3)	IB	T <sub>A</sub> = -40°C to +85°C				±50	pА
		$T_A = -40^{\circ}C \text{ to } +1$	25°C			±800	
	CMRR	V <sub>SS</sub> < V <sub>CM</sub> < (V <sub>DD</sub> - 1.4V)	T <sub>A</sub> = +25°C	72	86		
Common-Mode Rejection Ratio			$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	68			dB
		$(V_{SS} - 0.1V) < V_{CM} < (V_{DD} + 0.1V)$		58	77		
Open-Loop Gain	٨٥٠	V <sub>OUT</sub> = 0.25V from rails		104	124		dB
Open-Loop Gain	A <sub>OL</sub>	$V_{OUT}$ = 0.4V from rails, $R_L$ = 600 $\Omega$		100	120		ub
Output Short-Circuit Current	la a	Short to V <sub>DD</sub>			55		mA
Output Onort-Orical Current	I <sub>SC</sub>	Short to V <sub>SS</sub>			40		ША
Output Voltage Low	V <sub>OL</sub>	V <sub>OUT</sub>	$R_L = 10k\Omega$		0.014	0.03	V
Output Voltage Low			$R_L = 600\Omega$		0.044	0.08	
Output Voltage High V <sub>OH</sub>	V	V V	$R_L = 10k\Omega$		0.019	0.04	V
	VOH	$V_{DD} - V_{OUT}$ $R_L = 600\Omega$			0.057	0.1	, v
Output Leakage in Shutdown		SHDN = $V_{SS}$ , $V_{OUT}$ = 0V to $V_{DD}$ (MAX9636, MAX9638 only)			0.01	1	μΑ

# **Electrical Characteristics (continued)**

 $(V_{DD}=3.3V,\,V_{SS}=0V,\,V_{IN+}=V_{IN-}=V_{CM}=V_{DD}/2,\,R_L=10k\Omega\;to\;V_{DD}/2,\,\overline{SHDN}=V_{DD},\,T_A=-40^{\circ}C\;to\;+125^{\circ}C.\;Typical\;values\;are\;at\;T_A=+25^{\circ}C,\;unless\;otherwise\;noted.)\;(Note\;2)$ 


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
AC CHARACTERISTICS							
Input Voltage Noise Density	e <sub>N</sub>	f = 1kHz		38		nV/√Hz	
Input Voltage Noise		0.1Hz ≤ f ≤ 10Hz			5		μV <sub>P-P</sub>
Input Current Noise Density	I <sub>N</sub>	f = 1kHz			0.9		fA/√Hz
Input Capacitance	C <sub>IN</sub>				2		pF
Gain Bandwidth	GBW				1.5		MHz
Slew Rate	SR				0.9		V/µs
Capacitive Loading	C <sub>LOAD</sub>	No sustained oscilla	tions		300		pF
		$f = 10kHz, V_O = 2V_F$	<sub>-P</sub> , A <sub>V</sub> = 1V/V		-68		
Distortion	THD	$f = 10kHz, V_O = 2V_F$ $V_{DD} = 5.5V$	<sub>P-P</sub> , A <sub>V</sub> = 1V/V,		-74		dB
Settling Time		To 0.1%, V <sub>OUT</sub> = 2V	' step, A <sub>V</sub> = 1V/V		11.5		μs
0 ( )		f = 1kHz (MAX9637,	MAX9638)	100			-ID
Crosstalk	f = 10kHz (MAX9637, MAX9638)		80		- dB		
POWER-SUPPLY CHARACTER	ISTICS						
Power-Supply Range	V <sub>DD</sub>	Guaranteed by PSR	R	2.1		5.5	V
Power-Supply Rejection Ratio	PSRR	$V_{IN+} = V_{IN-} = V_{SS},$ $V_{DD} - V_{SS} = 2.1V$	T <sub>A</sub> = +25°C	72	100		- dB
		to 5.5V	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	69			
0	,	D	T <sub>A</sub> = +25°C		36	55	<b>T</b> .
Quiescent Current	I <sub>DD</sub>	Per amplifier	T <sub>A</sub> = -40°C to +125°C			60	μA
Shutdown Supply Current	I <sub>DD</sub> SHDN	V <sub>SHDN</sub> ≤ V <sub>IL</sub> (MAX9	636, MAX9638 only)			1	μA
Shutdown Input	V <sub>IL</sub>	Over the power-supply range (MAX9636, MAX9638 only)				0.5	V
Shutdown Input	V <sub>IH</sub>	Over the power-supply range (MAX9636, MAX9638 only)		1.4			V
Shutdown Input Bias Current (Note 3)	I <sub>SHDN</sub>	MAX9636, MAX9638 only			1	100	nA
Turn-On Time	t <sub>ON</sub>	V <sub>SHDN</sub> = 0V to 3V (MAX9636, MAX9638 only)			60		μs
Power-Up Time	t <sub>UP</sub>	$V_{DD} = 0V \text{ to } 3.3V$		18		μs	

Note 2: All devices are 100% production tested at  $T_A = +25$ °C. Temperature limits are guaranteed by design.

Note 3: Parameter is guaranteed by design.


### **Typical Operating Characteristics**

 $(V_{DD} = 3.3V, V_{SS} = 0V, V_{IN+} = V_{IN-} = V_{CM} = V_{DD}/2, R_L = 10k\Omega$  to  $V_{DD}/2$ ,  $\overline{SHDN} = V_{DD}$ ,  $T_A = -40^{\circ}C$  to +125°C. Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)




### **Typical Operating Characteristics (continued)**


 $(V_{DD} = 3.3V, V_{SS} = 0V, V_{IN+} = V_{IN-} = V_{CM} = V_{DD}/2, R_L = 10k\Omega$  to  $V_{DD}/2$ ,  $\overline{SHDN} = V_{DD}$ ,  $T_A = -40^{\circ}C$  to +125°C. Typical values are at  $T_A = +25^{\circ}C$ , unless otherwise noted.)




# **Typical Operating Characteristics (continued)**


 $(V_{DD}=3.3V, V_{SS}=0V, V_{IN+}=V_{IN-}=V_{CM}=V_{DD}/2, R_L=10k\Omega \ to \ V_{DD}/2, \overline{SHDN}=V_{DD}, T_A=-40^{\circ}C \ to \ +125^{\circ}C. \ Typical \ values \ are \ at T_A=+25^{\circ}C, \ unless \ otherwise \ noted.)$ 









#### **SMALL-SIGNAL TRANSIENT RESPONSE**




#### 0.1Hz TO 10Hz VOLTAGE vs. TIME



# TOTAL HARMONIC DISTORTION vs. FREQUENCY VDD = 5.5V, A0 = 1V/V, VOUT = $2V_{P-P}$ , $R_L = 10k\Omega$ to $V_{DD}/2$




#### LARGE-SIGNAL TRANSIENT RESPONSE




# **Typical Operating Characteristics (continued)**


 $(V_{DD}=3.3V,\,V_{SS}=0V,\,V_{IN+}=V_{IN-}=V_{CM}=V_{DD}/2,\,R_L=10k\Omega \text{ to }V_{DD}/2,\,\overline{SHDN}=V_{DD},\,T_A=-40^{\circ}\text{C to }+125^{\circ}\text{C}.$  Typical values are at  $T_A=+25^{\circ}\text{C},\,\text{unless otherwise noted.})$ 




# STABILITY vs. CAPACITIVE AND RESISTIVE LOAD RISO IN SERIES WITH CLOAD



# STABILITY vs. CAPACITIVE AND RESISTIVE LOAD $$\rm R_{\sc P}$ in Parallel with $C_{\sc L}$



#### POWER-UP TIME






**TURN-ON TIME** 

100µs/div

# **Pin Configurations**



# **Pin Description**

	PIN				
MAX9636 (6 SC70)	MAX9637 (8 SC70)	MAX9638 (10 UTQFN)	NAME	FUNCTION	
1	_	_	IN+	Positive Input	
_	3	4	INA+	Positive Input A	
_	5	2	INB+	Positive Input B	
2	4	5	$V_{SS}$	Negative Power Supply. Bypass with a 0.1µF capacitor to ground.	
3	_	_	IN-	Negative Input	
_	2	9	INA-	Negative Input A	
_	6	3	INB-	Negative Input B	
4	_	_	OUT	Output	
_	1	8	OUTA	Output A	
_	7	10	OUTB	Output B	
_	_	6	SHDNA	Active-Low Shutdown A	
_	_	7	SHDNB	Active-Low Shutdown B	
5		_	SHDN	Active-Low Shutdown	
6	8	1	$V_{DD}$	Positive Power Supply. Bypass with a 0.1µF capacitor to ground.	

# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

#### **Detailed Description**

The MAX9636/MAX9637/MAX9638 are single-supply, CMOS input op amps. They feature wide bandwidth at low quiescent current, making them suitable for a broad range of battery-powered applications such as portable medical instruments, portable media players, and smoke detectors. A combination of extremely low input bias currents, low input current noise, and low input voltage noise allows interface to high-impedance sources such as photodiode and piezoelectric sensors. These devices are also ideal for general-purpose signal processing functions such as filtering and amplification in a broad range of portable, battery-powered applications.

The devices' operational common-mode range extends 0.1V beyond the supply rails, allowing for a wide variety of single-supply applications.

The ICs also feature low quiescent current and a shutdown mode that greatly reduces quiescent current while the device is not operational. This makes the device suitable for portable applications where power consumption must be minimized.

#### Rail-to-Rail Input Stage

The operational amplifiers have parallel-connected nand p-channel differential input stages that combine to accept a common-mode range extending 100mV beyond the supply rails. The n-channel stage is active for common-mode input voltages typically greater than ( $V_{DD}$  - 1.2V), and the p-channel stage is active for common-mode input voltages typically less than ( $V_{DD}$  - 1.4V). A small transition region exists, typically  $V_{DD}$  - 1.4 to  $V_{DD}$  - 1.2V, during which both pairs are on.

#### Rail-to-Rail Output Stage

The maximum output voltage swing is load dependent. However, it is guaranteed to be within 100mV of the positive rail even with 3mA of load current. To maximize the output current sourcing capability, these parts do not come with built-in short-circuit protection. If loads heavier than  $600\Omega$  must be driven, then ensure that the maximum allowable power dissipation is not exceeded (see the Absolute Maximum Ratings section).

#### **Low Input Bias Current**

This op-amp family features ultra-low 0.1pA (typ) input bias current and guaranteed maximum current of  $\pm 50$ pA over -40°C to +85°C when the input common-mode voltage is at midrail. For the -40°C to +85°C temperature range, the variation in the input bias current is small with changes in the input voltage due to very high input impedance (in the order of 100G $\Omega$ ).

#### **Power-Up Time**

The ICs typically require a power-up time of 18µs. Supply settling time depends on the supply voltage, the value of the bypass capacitor, the output impedance of the incoming supply, and any lead resistance or inductance between components. Op amp settling time depends primarily on the output voltage and is slew-rate limited. The output settles in approximately 11.5µs for  $V_{DD} = 3V$  and  $V_{OUT} = V_{DD}/2V$  (see the Power-Up Time graph in the *Typical Operating Characteristics* section).

www.maximintegrated.com Maxim Integrated | 9

#### **Driving Capacitive Loads**

The ICs have a high tolerance for capacitive loads. In unity-gain configuration, the op amps can typically drive up to 300pF pure capacitive load. Increasing the gain enhances the amplifier's ability to drive greater capacitive loads. In unity-gain configurations, capacitive load drive can be improved by inserting a small (5 $\Omega$  to 30 $\Omega$ ) isolation resistor, RISO, in series with the output, as shown in Figure 1. This significantly reduces ringing while maintaining DC performance for purely capacitive loads. However, if the load also has a resistive component then a voltagedivider is created, introducing a direct current (DC) error at the output. The error introduced is proportional to the ratio RISO/RL, which is usually negligible in most cases. Applications that cannot tolerate this slight DC error can use an alternative approach of providing stability by placing a suitable resistance in parallel with the capacitive load as shown in Figure 2 (see the Typical Operating Characteristics section for graphs of the stable operating region for various capacitive loads vs. resistive loads). While this approach of adding a resistor parallel to the load does not introduce DC error, it nevertheless reduces the output swing proportionally.




Figure 1. Using a Series Resistor to Isolate the Capacitive Load from the Op Amp

## High-Impedance Sensor Front-Ends

The ICs interface to both current-output sensors, such as photodiodes (Figure 3), and high-impedance voltage sources, such as piezoelectric sensors. For current-output sensors, a transimpedance amplifier is the most noise-efficient method for converting the input signal to a voltage. High-value feedback resistors are commonly chosen to create large gains, while feedback capacitors help stabilize the amplifier by cancelling any poles introduced in the feedback function by the highly capacitive sensor or cabling. A combination of low-current noise and low-voltage noise is important for these applications. Take care to calibrate out photodiode dark current if DC accuracy is important. The high bandwidth and slew rate also allows AC signal processing in certain medical photodiode sensor applications such as pulse oximetry.

For voltage-output sensors, a noninverting amplifier is typically used to buffer and/or apply a small gain to the input voltage signal. Due to the extremely high impedance of the sensor output, a low input bias current with minimal temperature variation is very important for these applications.




Figure 2. Using a Parallel Resistor to Degenerate the Effect of the Capacitive Load and Increase Stability




Figure 3. The MAX9636 in a Sensor Preamp Configuration

# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

For best performance, follow standard high-impedance layout techniques, which include the following:

- Using shielding techniques to guard against parasitic leakage paths. For example, put a trace connected to the noninverting input around the inverting input.
- Minimizing the amount of stray capacitance connected to op amp's inputs to improve stability. To achieve this, minimize trace lengths and resistor leads by placing external components as close as possible to the package.
- Use separate analog and digital power supplies.

## **Applications Information**

#### **Shutdown Operation**

The MAX9636/MAX9638 feature an active-low shutdown mode that sends the inputs and output into high impedance and substantially lowers the quiescent current.

#### **Active-Low Input**

The shutdown active-low  $(V_{IL})$  and high  $(V_{IH})$  threshold voltages are designed for ease of integration with digital controls, such as microcontroller outputs. These thresholds are independent of supply, eliminating the need for external pulldown circuitry.

#### **Output During Shutdown**

The MAX9636/MAX9638 output is in a high-impedance state while  $\overline{SHDN}$  is low. The device structure limits the output leakage current in this state to 0.01µA when the output is between 0V to  $V_{DD}$ .

#### **ADC Driver**

The MAX9636/MAX9637/MAX9638 are low-power amplifiers ideal for driving high to medium-resolution ADCs. Figure 3 shows how the MAX9636 is connected to a photodiode, with the amplifier output connected to additional signal conditioning/filtering, or directly to the ADC. The MAX1286–MAX1289 family of low-power, 12-bit ADCs are ideal for connecting to the MAX9636/MAX9637/MAX9638.

The MAX1286–MAX1289 ADCs offer sample rates up to 150ksps, with 3V and 5V supplies, as well as 1- and 2-channel options. These ADCs dissipate just 15μA when sampling at 10ksps and 0.2μA in shutdown. Offered in tiny 8-pin SOT23 and 3mm x 3mm TDFN packages, the MAX1286–MAX1289 ADCs are an ideal fit to pair with the MAX9636/MAX9637/MAX9638 amplifiers in portable applications.

Similarly, the MAX1086–MAX1089 is a family of 10-bit pin-compatible low-power ADCs with the same 3V/5V, 1-and 2-channel options. Table 1 details the amplifier and ADC pairings for single- and dual-channel applications.

### **Chip Information**

PROCESS: BiCMOS

**Table 1. Recommended Amplifiers/ADCs** 

OLIANINEI C	AMPLIEED	ADC			
CHANNELS	AMPLIFIER	3V, 10 BIT	3V, 12 BIT	5V, 10 BIT	5V, 12 BIT
1	MAX9636	MAX1089	MAX1289	MAX1088	MAX1288
2	MAX9637	MAX1087	MAX1287	MAX1086	MAX1286
2	MAX9638	MAX1087	MAX1287	MAX1086	MAX1286

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="www.maximintegrated.com/packages">www.maximintegrated.com/packages</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
6 SC70	X6SN+1	<u>21-0077</u>	<u>90-0189</u>
8 SC70	X8CN+1	<u>21-0460</u>	90-0348
10 UTQFN	V101A1CN+1	<u>21-0028</u>	<u>90-0287</u>

# 3V/5V Low-Power, Low-Noise, CMOS, Rail-to-Rail I/O Op Amps

# **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/10	Initial release	_
1	9/10	Removed future product references, updated Input Offset Voltage Drift conditions, updated Output Short-Circuit Current typ value, updated Input Current Noise Density typ value, and added Crosstalk parameter to the <i>Electrical Characteristics</i> table, modified TOCs 12, 14, 19	1, 2, 3, 5, 6
2	1/11	Corrected the MAX9637 pin configuration	8
3	1/15	Updated Applications and Benefits and Features sections, and added Block Diagram	1
4	8/16	Updated Electrical Characteristics table	2
5	5/19	Updated Pin Configuration diagram	8

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.