ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)	
V+0.3V to +	12V
IN_, COM_, NO_, NC_ (Note 1)0.3V to (V+ + 0	.3V)
Continuous Current (any pin)±10)mA
Peak Current (any pin, pulsed at 1ms, 10% duty cycle) ±20	DmΑ
Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
8-Pin µMAX (derate 4.5mW/°C above +70°C)362	mW
8-Pin TDFN (derate 24.4mW/°C above +70°C)1951	mW
9-Bump UCSP (derate 4.7mW/°C above +70°C)379	mW

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Maximum Junction Temperature	+150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering, Note 2)	
Infrared (15s)	+220°C
Vapor Phase (60s)	+215°C

- **Note 1:** Signals on IN_, NO_, NC_, or COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.
- Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

 $(V+ = +3V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V+ = +3V, T_A = +25$ °C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH	•		•				
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V
		V+ = +2.7V,	+25°C		19	50	
On-Resistance	RON	I _{COM} _ = 5mA; V _{NO} _ or V _{NC} _ = +1.5V	T _{MIN} to T _{MAX}			60	Ω
On Desistance Mataking		V+ = +2.7V,	+25°C		0.8	3.5	
On-Resistance Matching Between Channels (Notes 5, 6)	ΔR _{ON}	I _{COM} _ = 5mA; V _{NO} _ or V _{NC} _ = +1.5V	T _{MIN} to T _{MAX}			4.5	Ω
On Basistanaa Flataasa		V+ = +2.7V,	+25°C		2.3	9	
On-Resistance Flatness (Note 7)	RFLAT(ON)	I _{COM} _ = 5mA; V _{NO} _ or V _{NC} _ = +1V, +1.5V, +2V	T _{MIN} to T _{MAX}			11	Ω
NO NO OTILLO		V+ = +3.6V,	+25°C	-0.1		+0.1	
NO_ or NC_ Off-Leakage Current (Note 8)	INO_(OFF)	V _{COM} _ = +0.3V, +3V; V _{NO} _ or V _{NC} _ = +3V, +0.3V	T _{MIN} to T _{MAX}	-2		+2	nA
0004 0#		V+ = +3.6V,	+25°C	-0.1		+0.1	
COM_ Off-Leakage Current (Note 8)	ICOM_(OFF)	V _{COM} _ = +0.3V, +3V; V _{NO} _ or V _{NC} _ = +3V, +0.3V	T _{MIN} to T _{MAX}	-2		+2	nA
		V+ = +3.6V,	+25°C	-0.2		+0.2	
COM_ On-Leakage Current (Note 8)	ICOM_(ON)	V_{COM} = +0.3V, +3.0V; V_{NO} or V_{NC} = +0.3V, +3V, or floating	T _{MIN} to	-4		+4	nA

2 ______ **/VI/IXI/V**

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

 $(V+ = +3V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V+ = +3V, T_A = +25^{\circ}C.)$ (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
DYNAMIC CHARACTERISTICS							
		V_{NO} or V_{NC} = +1.5V,	+25°C		70	150	
Turn-On Time	t _{ON}	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to			170	ns
		V_{NO} or $V_{NC} = +1.5V$,	+25°C		30	60	
Turn-Off Time	toff	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}			70	ns
		V_{NO} or V_{NC} = +1.5V,	+25°C		40		
Break-Before-Make (MAX4733 Only, Note 8)	t _{BBM}	$R_L = 300\Omega$, $C_L = 35pF$, Figure 3	T _{MIN} to T _{MAX}	1			ns
Charge Injection	Q	$V_{GEN} = 0V$, $R_{GEN} = 0$, $C_L = 1.0nF$, Figure 4	+25°C		7.5		рС
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		300		MHz
Off-Isolation (Note 9)	V _{ISO}	$\begin{split} f &= 1 \text{MHz, V}_{\text{COM}_} = 1 \text{V}_{\text{RMS}}, \\ R_{\text{L}} &= 50 \Omega, C_{\text{L}} = 5 \text{pF}, \\ \text{Figure 5} \end{split}$	+25°C		-72		dB
Crosstalk (Note 10)	V _{CT}	$f = 1MHz$, $V_{COM} = 1V_{RMS}$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 6	+25°C		-108		dB
NO_ or NC_ Off-Capacitance	Coff	f = 1MHz, Figure 7	+25°C		20		рF
COM_ Off-Capacitance	C _C OM_(OFF)	f = 1MHz, Figure 7	+25°C		20		рF
COM_ On-Capacitance	C _{COM} (ON)	f = 1MHz, Figure 7	+25°C		40		рF
LOGIC INPUT							
Input Logic High	VIH			1.4			V
Input Logic Low	V _{IL}					0.8	V
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ or } V+$		-1	+0.005	+1	μΑ
SUPPLY							
Power-Supply Range	V+			2.0		11	V
Positive Supply Current	I+	V+ = +5.5V, V _{IN} _ = 0V or V+, all switches on or off			0.0001	1	μА



ELECTRICAL CHARACTERISTICS—Single +5V Supply

 $(V+ = +5V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at $V+ = +5V, T_A = +25^{\circ}C.$) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH			•				•
Analog Signal Range	V _{COM} _, V _{NO} _, V _{NC} _			0		V+	V
		V+ = +4.5V,	+25°C		8.5	25	
On-Resistance	RON	I _{COM} _ = 5mA, V _{NO} _ or V _{NC} _ = +3.5V	T _{MIN} to T _{MAX}			30	Ω
0 B :		V+ = +4.5V,	+25°C		0.2	3	
On-Resistance Matching Between Channels (Notes 5, 6)	ΔR _{ON}	I _{COM} _ = 5mA, V _{NO} _ or V _{NC} _ = +3.5V	T _{MIN} to T _{MAX}			4	Ω
0. 5		V+ = +4.5V,	+25°C		2	5	
On-Resistance Flatness (Note 7)	RFLAT(ON)	I _{COM} _ = 5mA, V _{NO} _ or V _{NC} _ = +1V, +2V, +3V	T _{MIN} to			7	Ω
No No or I o		V+ = +5.5V,	+25°C	-0.1		+0.1	
NO_ or NC_ Off-Leakage Current (Note 8)	INO_(OFF)	V _{COM} = +1V, +4.5V; V _{NO} or V _{NC} = +4.5V, +1V	T _{MIN} to	-2		+2	nA
		V+ = +5.5V,	+25°C	-0.1		+0.1	
COM_ Off-Leakage Current (Note 8)	ICOM_(OFF)	1	T _{MIN} to	-2		+2	nA
		V+ = +5.5V,	+25°C	-0.2		+0.2	
COM_ On-Leakage Current (Note 8)	ICOM_(ON)	V_{COM} = +1V, +4.5V; V_{NO} or V_{NC} = +1V, +4.5V, or floating	T _{MIN} to	-4		+4	nA
DYNAMIC CHARACTERISTICS							
		V_{NO} or V_{NC} = +3.0V,	+25°C		47	85	
Turn-On Time	ton	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to			95	ns
		V_{NO} or V_{NC} = +3.0V,	+25°C		23	45	
Turn-Off Time	toff	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to			55	ns
		V_{NO} or V_{NC} = +3.0V,	+25°C		25		
Break-Before-Make (MAX4733 Only, Note 8)	t _{BBM}	$R_L = 300\Omega$, $C_L = 35pF$, Figure 3	T _{MIN} to	1			ns
Charge Injection	Q	V _{GEN} = 0V, R _{GEN} = 0, C _L = 1.0nF, Figure 4	+25°C		7.5		рС
On-Channel Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		300		MHz
Off-Isolation (Note 9)	V _{ISO}	$\begin{split} & f = 1 \text{MHz, V}_{\text{COM}} = 1 \text{V}_{\text{RMS}}, \\ & R_{\text{L}} = 50 \Omega, C_{\text{L}} = 5 \text{pF}, \\ & \text{Figure 5} \end{split}$	+25°C		-72		dB

4 ______*NIXIN*I

ELECTRICAL CHARACTERISTICS—Single +5V Supply


 $(V+ = +5V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V+ = +5V, T_A = +25$ °C.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Crosstalk (Note 10)	V _{CT}	$\begin{split} f &= 1 \text{MHz}, \text{V}_{\text{COM}_} = 1 \text{V}_{\text{RMS}}, \\ \text{R}_{\text{L}} &= 50 \Omega, \text{C}_{\text{L}} = 5 \text{pF}, \\ \text{Figure 6} \end{split}$	+25°C		-108		dB
NO_ or NC_ Off-Capacitance	Coff	f = 1MHz, Figure 7	+25°C		20		рF
COM_ Off-Capacitance	CCOM_(OFF)	f = 1MHz, Figure 7	+25°C		20		рF
COM_ On-Capacitance	C _{COM} (ON)	f = 1MHz, Figure 7	+25°C		40		рF
LOGIC INPUT							
Input Logic High	VIH			2.0			V
Input Logic Low	VIL					0.8	V
Input Leakage Current	I _{IN}	$V_{IN} = 0V \text{ or } V+$		-1	+0.005	+1	μΑ
SUPPLY							
Power-Supply Range	V+			2.0		11	V
Positive Supply Current	l+	$V+ = +5.5V$, $V_{IN} = 0V$ or $V+$, all switches on or off			0.0001	1	μΑ

- **Note 3:** The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.
- **Note 4:** UCSP and TDFN parts are 100% tested at +25°C only, and guaranteed by design over temperature. μMAX parts are 100% tested at +85°C and +25°C and guaranteed by design over temperature.
- **Note 5:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- Note 6: UCSP on-resistance matching between channels and on-resistance flatness guaranteed by design.
- **Note 7:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.
- Note 8: Guaranteed by design.
- Note 9: Off-Isolation = 20 log₁₀ (V_{NO} /V_{COM}), V_{NO} = output, V_{COM} = input to off switch.
- Note 10: Between any two switches.

Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Downloaded from **Arrow.com**.

Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$







Pin Description

		PI	N				
MAX	X4731	MAX	(4732	MAX	4733	NAME	FUNCTION
UCSP	μMAX/ TDFN	UCSP	μMAX/ TDFN	UCSP	μMAX/ TDFN	IVAME	rononon
A1	1	_	_	A1	1	NO1	Analog-Switch Normally Open Terminal
A2	2	A2	2	A2	2	COM1	Analog-Switch Common Terminal
АЗ	4	АЗ	4	А3	4	GND	Ground. Connect to digital ground.
B1	7	B1	7	B1	7	IN1	Logic-Control Digital Input
В3	3	В3	3	В3	3	IN2	Logic-Control Digital Input
C1	8	C1	8	C1	8	V+	Positive Supply Voltage Input
C2	6	C2	6	C2	6	COM2	Analog-Switch Common Terminal
СЗ	5	_	_	_	_	NO2	Analog-Switch Normally Open Terminal
_	_	A1	1	_	_	NC1	Analog-Switch Normally Closed Terminal
_	_	C3	5	C3	5	NC2	Analog-Switch Normally Closed Terminal
_	EP (TDFN only)	_	EP (TDFN only)	_	EP (TDFN only)	EP	Exposed Pad. Connect to V+.

Applications Information

Operating Considerations for High-Voltage Supply

The MAX4731/MAX4732/MAX4733 operate to +11V with some precautions. The absolute maximum rating for V+ is +12V (referenced to GND). When operating near this region, bypass V+ with a minimum 0.1µF capacitor to ground as close to the IC as possible.

Logic Levels

The MAX4731/MAX4732/MAX4733 are TTL compatible when powered from a single +5V supply. When powered from other supply voltages, the logic inputs should be driven rail-to-rail. For example, with a +11V supply, IN1 and IN2 should be driven low to 0V and high to 11V. With a +3.3V supply, IN1 and IN2 should be driven low to 0V and high to 3.3V. Driving IN1 and IN2 rail-to-rail minimizes power consumption.



Analog Signal Levels

Analog signals that range over the entire supply voltage (GND to V+) pass with very little change in R_{ON} (see *Typical Operating Characteristics*). The bidirectional switches allow NO_, NC_, and COM_ connections to be used as either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

CAUTION: Do not exceed the absolute maximum ratings. Stresses beyond the listed ratings can cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to < 20mA, add a small-signal diode, D1, as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below V+ (for D1), and to a diode drop above ground (for D2). Leakage is unaffected by adding the diodes. On-resistance increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +11V.

Adding protection diodes causes the logic thresholds to be shifted relative to the power-supply rails. The most significant shift occurs when using low supply voltages (+5V or less). With a +5V supply, TTL compatibility is not guaranteed when protection diodes are added. Driving IN1 and IN2 all the way to the supply rails (i.e., to a diode drop higher than the V+ pin, or to a diode drop lower than the GND pin) is always acceptable.

Protection diodes D1 and D2 also protect against some overvoltage situations. Using the circuit in Figure 1, no damage results if the supply voltage is below the absolute maximum rating (+12V) and if a fault voltage up to the absolute maximum rating (V+ + 0.3V) is applied to an analog signal terminal.

UCSP Applications Information

For the latest application details on USCP construction, dimensions, tape carrier information, printed circuit board techniques, bump-pad layout, and recommended reflow temperature profile as well as the latest information on reliability testing results, go to the Maxim web site at www.maxim-ic.com/ucsp to find the Application Note: *UCSP—A Wafer-Level Chip-Scale Package*.

Test Circuits/Timing Diagrams




Figure 1. Overvoltage Protection Using External Blocking Diodes

NIXIN

Test Circuits/Timing Diagrams (continued)




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval (MAX4733 only)




Figure 4. Charge Injection

Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation/On-Channel Bandwidth




Figure 7. Channel Off/On-Capacitance





Figure 6. Crosstalk

Chip Information

TRANSITOR COUNT: 68 PROCESS: CMOS


NIXI/N

Pin Configurations/Functional Diagrams/Truth Tables (continued)



Package Information


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



__ /N/XI/N

Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



COMMON	DIMEN	SIONS		PACKAGE V	ARIA1	TIONS						
SYMBOL	MIN.	MAX.		PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e	
А	0.70	0.80		T633-1	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF	
D	2.90	3.10		T633-2	6	1.50-0.10	2.30-0.10	0.95 BSC	MO229 / WEEA	0.40-0.05	1.90 REF	
E	2.90	3.10		T833-1	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF	
A1	0.00	0.05		T833-2	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF	
L	0.20	0.40		T833-3	8	1.50-0.10	2.30-0.10	0.65 BSC	MO229 / WEEC	0.30-0.05	1.95 REF	
k	0.25	MIN.		T1033-1	10	1.50-0.10	2.30-0.10	0.50 BSC	MO229 / WEED-3	0.25-0.05	2.00 REF	
A2	0.20	REF.		T1033-2	10	1.50-0.10	2.30-0.10	0.50 BSC	MO229 / WEED-3	0.25-0.05	2.00 REF	
				T1433-1	14	1.70-0.10	2.30-0.10	0.40 BSC		0.20-0.05	2.40 REF	
				T1433-2	14	1.70-0.10	2.30-0.10	0.40 BSC		0.20-0.05	2.40 REF	
NOTTO												
2. COPL 3. WARP 4. PACK 5. DRAW 6. "N" !: 7. NUME	ANARITY AGE SH AGE LEI ING CO S THE IER OF	SHALL IALL NO NGTH/PA NFORMS TOTAL N LEADS	NOT EXC T EXCEE! ACKAGE N TO JED! UMBER (SHOWN A	. ANGLES IN DEED 0.08 m 0 0.10 mm. NIDTH ARE CO EC MO229, E DF LEADS. ARE FOR REFI RIENTATION R	m. DNSID XCEP EREN	ERED AS S T DIMENSIO CE ONLY.	NS "D2" AN	.RACTERISTI D "E2", AN	C(S). ND T1433-1 & T	1433–2.		
1. ALL [2. COPL 3. WARP 4. PACK 5. DRAW 6. "N" !!	ANARITY AGE SH AGE LEI ING CO S THE IER OF	SHALL IALL NO NGTH/PA NFORMS TOTAL N LEADS	NOT EXC T EXCEE! ACKAGE N TO JED! UMBER (SHOWN A	CEED 0.08 m 0 0.10 mm. WIDTH ARE CO EC M0229, E DF LEADS. ARE FOR REF	m. DNSID XCEP EREN	ERED AS S T DIMENSIO CE ONLY.	NS "D2" AN	RACTERISTII ID "E2", AM	TI433-1 & T			

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to www.maxim-ic.com/packages.)



_Revision History

Pages changed at Rev 2: 1, 2, 7, 8, 11, 14

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

14 ______Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2006 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.