#### **ABSOLUTE MAXIMUM RATINGS**

V+ to GND0.3V to +6V	SSOP (derate 9.5mW/°C above +70°C)762mW
NO, COM_, DOUT to GND (Note 1)0.3V to (V+ + 0.3V)	Wide SO (derate 12.5mW/°C above +70°C)1000mW
SCL, SDA, CS, SCLK, DIN, A0, A1 to GND0.3V to +6V	Operating Temperature Ranges
Continuous Current into Any Terminal±10mA	MAX457_C0°C to +70°C
Peak Current (pulsed at 1ms, 10% duty cycle)±50mA	MAX457_E40°C to +85°C
Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	Storage Temperature Range65°C to +160°C
QSOP (derate 10.8mW/°C above +70°C)860mW	Lead Temperature (soldering, 10sec)+300°C

Note 1: Signals on NO\_ or COM\_ exceeding V+ or V- are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **ELECTRICAL CHARACTERISTICS—Single +5V Supply**

 $(V+ = +5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}C.)$  (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS		
ANALOG SWITCHES	1			_					
Analog Signal Range (Note 3)	V <sub>NO</sub> ,			0		V+	V		
On-Resistance	Ron	I <sub>COM</sub> = 4mA, V <sub>NO</sub> = 3V,	$T_A = +25^{\circ}C$		25	35	Ω		
OII-Resistance	KON	$V_{NO} = 3V,$ $V_{+} = 4.75V$	TA = TMIN to TMAX			45	52		
On-Resistance Match	ΔRon	I <sub>COM</sub> = 4mA, V <sub>NO</sub> = 3V,	T <sub>A</sub> = +25°C		0.8	3	Ω		
Between Channels (Note 4)	ΔRON	$V_{NO} = 3V,$ $V_{+} = 4.75V$	TA = TMIN to TMAX			3	52		
On-Resistance	D=: +=	I <sub>COM</sub> = 4mA; V+ = 4.75V;	T <sub>A</sub> = +25°C		2	6	Ω		
Flatness (Note 5)	RFLAT	$V_{NO} = 4.75V,$ $V_{NO} = 1V, 2V, 3V$	TA = TMIN to TMAX			6	52		
NO Off-Leakage	lue (ess)	V <sub>NO</sub> _ = 4.5V, 1V;	T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nA		
Current (Note 6)	INO (OFF)	$V_{COM} = 1V, 4.5V;$ $V_{+} = 5.25V$	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	IIA		
COM_ Off-Leakage	loon (oss)	V <sub>NO</sub> _ = 4.5V, 1V;	T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nA		
Current (Note 6)	ICOM_ (OFF)	$V_{COM} = 1V, 4.5V;$ $V_{+} = 5.25V$	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	IIA		
COM _ On-Leakage	laare (arr	V <sub>COM</sub> = 4.5V, 1V;	T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nA		
Current (Note 6)	ICOM_ (ON)	$V_{NO}_{-} = 4.5V, 1V, or$ floating; $V_{+} = 5.25V$	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	HA		
AUDIO PERFORMANCE			1	_					
Total Harmonic Distortion plus Noise			Ω, V <sub>NO_</sub> = 1V <sub>RMS</sub> ,		0.07		%		
Off-Isolation (Note 7)	VISO(A)	$V_{NO\_} = 1V_{RMS}$ , $f_{IN}$ $R_L = 600\Omega$ , Figure 1	= 20kHz,		-90		dB		
Channel-to-Channel Crosstalk	VCT(A)	$V_{NO\_} = 1V_{RMS}$ , $f_{IN}$ R <sub>S</sub> = 600 $\Omega$ , Figure 1	= 20kHz,		-90		dB		

2 \_\_\_\_\_\_ *NIXIN* 

#### **ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)**

 $(V + = 5V \pm 5\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted. Typical values are at } T_A = +25 ^{\circ}\text{C.})$  (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
VIDEO PERFORMANCE	1			"			
Off-Isolation (Note 7)	V <sub>ISO(V)</sub>	$V_{NO\_} = 1V_{RMS}$ , $f_{IN}$ $R_L = 50\Omega$ , Figure 1	= 1.0MHz,		-50		dB
Channel-to-Channel Crosstalk	V <sub>CT(V)</sub>	$V_{NO}$ = 1 $V_{RMS}$ , fin $R_S = 50\Omega$ , Figure 1	= 1.0MHz,		-52		dB
-3dB Bandwidth	BW	RSOURCE = $50\Omega$ , RL	= 50Ω		>150		MHz
Off-Capacitance	Coff(NO)	f <sub>IN</sub> = 1MHz			9		pF
DYNAMIC TIMING WITH CLICK	LESS MOD	E DISABLED (Notes 8	and 12, Figure 2)				
Turn On Time	+	V <sub>NO</sub> _ = 1.5V,	T <sub>A</sub> = +25°C		200	500	200
Turn-On Time	tonsd	$RL = 5K\Omega$ , CL = 35pF	$R_L = 5k\Omega$ , $C_L = 35pF$ $T_A = T_{MIN} \text{ to } T_{MAX}$			700	ns
Turn Off Times		$V_{NO}_{-} = 1.5V,$ $T_{A} = +25^{\circ}C$			75	300	
Turn-Off Time	toffsd	$R_L = 300\Omega$ , $C_L = 35pF$	TA = TMIN to TMAX			400	ns
Break-Before-Make Time	t <sub>BBM</sub>	MAX4572/MAX4574, $T_A = T_{MIN}$ to $T_{MAX}$	V <sub>NO_</sub> = 1.5V,	10	125		ns
DYNAMIC TIMING WITH CLICK	LESS MOD	E ENABLED (Note 8, F	igure 2)				
Turn-On Time	tonse	V <sub>NO</sub> = 1.5V, R <sub>L</sub> = T <sub>A</sub> = +25°C	$5k\Omega$ , $C_L = 35pF$ ,		8		ms
Turn-Off Time	toffse	$V_{NO\_\_}$ or = 1.5V, $R_L = 300\Omega$ , $C_L = 35pF$ , $T_A = +25^{\circ}C$			3		ms
POWER SUPPLY							
Supply Voltage Range	V+	$T_A = T_{MIN}$ to $T_{MAX}$	+2.7		+5.25	V	
Supply Current (Note 9)	l+	All logic inputs = 0 or TA = T <sub>MIN</sub> to T <sub>MAX</sub>	· V+,		6	10	μΑ

#### **ELECTRICAL CHARACTERISTICS—Single +3V Supply**

 $(V + = 3V \pm 10\%, T_A = T_{MIN})$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
ANALOG SWITCHES							
Analog Signal Range (Note 3)	V <sub>NO</sub> , V <sub>COM_</sub>			0		V+	V
On-Resistance	RON	I <sub>COM</sub> = 4mA, V <sub>NO</sub> = 2V,	T <sub>A</sub> = +25°C		43	90	Ω
On-Resistance	KON	$V_{NO} = -2V_{r}$ $V_{+} = 2.7V_{r}$	$T_A = T_{MIN}$ to $T_{MAX}$			110	52
On-Resistance Match	ΔR <sub>ON</sub>	$I_{COM} = 4mA$ , $V_{NO} = 2V$ ,	T <sub>A</sub> = +25°C		1	5	Ω
Between Channels (Note 4)	AKON	$V_{NO} = 2.7V$	$T_A = T_{MIN}$ to $T_{MAX}$			5	22



#### **ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)**

 $(V + = +3V \pm 10\%, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A = +25$ °C.) (Note 2)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
On-Resistance	athese (Note 5) $R_{FLAT} = V_{+} = 2.7$		$T_A = +25^{\circ}C$		4	10	Ω
Flatness (Note 5)	NELAT	V <sub>NO</sub> = 1V, 5V, 2V	$T_A = T_{MIN}$ to $T_{MAX}$			10	32
NOOff-Leakage	10)   INO (OFF)   VCOM_ = 0.5V, 3V;		T <sub>A</sub> = +25°C	-0.2	0.01	0.2	nA
Current (Notes 6 and 10)	110(011)		$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	112 (
COM_ Off-Leakage	ICOM (OFF)	$V_{NO}_{-} = 3V, 0.5V;$ $V_{COM} = 0.5V, 3V;$	$T_A = +25^{\circ}C$	-0.2	0.01	0.2	nA
Current (Notes 6 and 10)	(a 6 and 10) $VCOM_{-} = 0.5V$ , $VV_{+} = 3.6V$ $V_{+} = T_{MIN}$ to $T_{MAX}$		$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	117 (
COM _ On-Leakage			$T_A = +25^{\circ}C$	-0.2	0.01	0.2	nA
Current (Notes 6 and 10)	I COIVIE (OIV)	or floating; V+ = 3.6V	$T_A = T_{MIN}$ to $T_{MAX}$	-10		10	17.
AUDIO PERFORMANCE	•			'			
Total Harmonic Distortion plus Noise	THD+N	f <sub>IN</sub> = 1kHz, R <sub>L</sub> = 600 <b>c</b> V <sub>NO</sub> _ = 1.5V	$\mathbf{Q}$ , $V_{NO} = 0.5 V_{RMS}$ ,		0.07		%
Off-Isolation (Note 7)	V <sub>ISO(A)</sub>	V <sub>NO</sub> = 0.5V <sub>RMS</sub> , f <sub>IN</sub> Figure 1	$_{I}$ = 20kHz, $R_{L}$ = 600 $\Omega$ ,		-90		dB
Channel-to-Channel Crosstalk	V <sub>CT</sub> (A)	$V_{NO}_{-} = 0.5V_{RMS}$ , $f_{IN}$ Figure 1	$_{I}$ = 20kHz, $R_{S}$ = 600 $\Omega$ ,		-90		dB
VIDEO PERFORMANCE				'			
Off-Isolation (Note 7)	V <sub>ISO(V)</sub>	$V_{NO}$ = 0.5 $V_{RMS}$ , $f_{IN}$ Figure 1	$_{\rm I}$ = 10MHz, $R_{\rm L}$ = 50 $\Omega$ ,		-50		dB
Channel-to-Channel Crosstalk	V <sub>CT(V)</sub>	V <sub>NO</sub> = 0.5V <sub>RMS</sub> , f <sub>IN</sub> Figure 1	$I = 10MHz$ , $R_S = 50\Omega$ ,		-52		dB
-3dB Bandwidth	BW	RSOURCE = $50\Omega$ , RL =	= 50 <b>Ω</b> , C <sub>L</sub> = 35pF		>150		MHz
Off Capacitance	Coff(NO)	f <sub>IN</sub> = 1MHz			9		pF
DYNAMIC TIMING WITH CLIC	KLESS MOD	E DISABLED (Notes 8	and 12, Figure 2)				
Turn-On Time	tonso	V <sub>NO_</sub> = 1.5V,	T <sub>A</sub> = +25°C		300	900	ns
Turn-On Time tonsd		$R_L = 5k\Omega$ , $C_L = 35pF$				1000	113
Turn-Off Time $t_{OFFSD}$ $v_{NO} = 1.5V$ , $r_{L} = 300\Omega$ , $r_{L} = 35pF$ $r_{T} = 1.5V$		$T_A = +25^{\circ}C$ $T_A = T_{MIN} \text{ to } T_{MAX}$		100	300 400	ns	
Break-Before-Make Time	t <sub>BBM</sub>	V <sub>NO_</sub> = 1.5V, T <sub>A</sub> = T <sub>N</sub>	MIN to TMAX	10	200		ns
DYNAMIC TIMING WITH CLICKLESS MC		E ENABLED (Notes 8 a	and 12, Figure 2)	•			
Turn-On Time	tonse	V <sub>NO</sub> = 1.5V, R <sub>L</sub> = 5 T <sub>A</sub> = +25°C	$k$ Ω, $C_L = 35pF$ ,		8		ms
Turn-Off Time	toffse	V <sub>NO</sub> _ = 1.5V, R <sub>L</sub> = 3 T <sub>A</sub> = +25°C	$800\Omega$ , $C_L = 35pF$ ,		3		ms

4 \_\_\_\_\_\_*NIXIN*I

#### I/O INTERFACE CHARACTERISTICS

 $(V+=+2.7V \text{ to } +5.25V, T_A=T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$  Typical values are at  $T_A=+25^{\circ}C.)$ 


PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
DIGITAL INPUTS (SCLK, DIN, 0	OS, SCL, SC	DA, A0, A1)	·			
Input Low Voltage	VIL	V+ = 5V			0.8	V
input Low Voltage	V IL	V+ = 3V			0.6	V
Input High Voltage	VIH	V+ = 5V	3			V
	VIII	V+ = 3V	2			
Input Hysteresis	V <sub>HYST</sub>			0.2		V
Input Leakage Current	ILEAK	Digital inputs = 0 or V+	-1	0.01	1	μΑ
Input Capacitance	CIN			5		pF
DIGITAL OUTPUTS (DOUT, SD						
Output Low Voltage	Vol	ISINK = 6mA			0.4	V
DOUT Output High Voltage	V <sub>OH</sub>	ISOURCE = 0.5mA	V+ - 0.5			V
2-WIRE INTERFACE TIMING (F	igure 3)		'			
SCL Clock Frequency	fscl		DC		400	kHz
Bus Free Time between Stop and Start Condition	tBUF		1.3			μs
START Condition Hold Time	t <sub>HD:STA</sub>		0.6			μs
STOP Condition Setup Time	t <sub>SU:STO</sub>		0.6			μs
Data Hold Time	thd:dat		0		0.9	μs
Data Setup Time	tsu:dat		100			ns
Clock Low Period	tLOW		1.3			μs
Clock High Period	tHIGH		0.6			μs
SCL/SDA Rise Time	t <sub>R</sub>	(Note 11)	20 + 0.1C <sub>b</sub>		300	ns
SCL/SDA Fall Time	t <sub>F</sub>	(Note 11)	20 + 0.1C <sub>b</sub>		300	ns
<b>3-WIRE TIMING</b> (Figure 5)	1		· · · · · · · · · · · · · · · · · · ·			
Operating Frequency	fop		DC		2.1	MHz
DIN to SCLK Setup	t <sub>DS</sub>		100			ns
DIN to SCLK Hold	t <sub>DH</sub>				0	ns
SCLK Fall to Output Data Valid	t <sub>DO</sub>	$C_{LOAD} = 50pF$	20		200	ns
CS to SCLK Rise Setup	tcss		100			ns
CS to SCLK Rise Hold	tcsh		0			ns
CS High Pulse Width	tcsw		200			ns
SCLK Pulse Width Low	t <sub>CL</sub>		200			ns
SCLK Pulse Width High	tсн		200			ns
Rise Time (SCLK, DIN, CS)	t <sub>R</sub>				2	μs
Fall Time (SCLK, DIN, CS)	t <sub>F</sub>				2	μs





- **Note 2:** The algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.
- Note 3: Guaranteed by design. Not subject to production testing.
- Note 4:  $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$ .
- **Note 5:** Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.
- Note 6: Leakage parameters are 100% tested at maximum rated temperature, and guaranteed by correlation at T<sub>A</sub> = +25°C.
- **Note 7:** Off-isolation =  $20 \log [V_{COM_-}/V_{NO_-}]$ ,  $V_{COM_-}$  = output,  $V_{NO_-}$  = input to off switch.
- Note 8: All timing is measured from the rising clock edge of the ACK bit for 2-wire, and from the rising edge of CS for 3-wire. Turn-off time is defined at the output of the switch for a 0.5V change, tested with a 300Ω load to ground. Turn-on time is measured with a 5kΩ load resistor to GND. All timing is shown with respect to 20% V+ and 70% V+, unless otherwise noted.
- **Note 9:** Supply current can be as high as 2mA per switch during switch transitions in the clickless mode, corresponding to a 28mA total supply transient current requirement.
- Note 10: Leakage testing for single-supply operation is guaranteed by testing with a single +5.25V supply.
- **Note 11:**  $C_b$  = capacitance of one bus line in pF. Tested with  $C_b$  = 400pF.
- Note 12: Typical values are for MAX4573/MAX4574 devices.


#### **Typical Operating Characteristics**


 $(V + = +5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 


















#### Typical Operating Characteristics (continued)


 $(V + = 5V, T_A = +25^{\circ}C, unless otherwise noted.)$ 

















MIXKIM

#### **Pin Descriptions**

P	IN	NA	ME	FUNCTION
MAX4571	MAX4572	MAX4571	MAX4572	FUNCTION
1, 3, 5, 7, 9, 11, 13, 22, 20, 18, 16	_	NO1-NO11	-	Normally Open Terminals
-	1, 4, 7, 10	-	NO1A-NO4A	Normally Open Terminals
_	3, 6, 9, 12	-	NO1B-NO4B	Normally Open Terminals
-	13, 16	-	NO5, NO8	Normally Open Terminals
-	22, 19, 20, 17	-	NO6A, NO7A, NO6B, NO7B	Normally Open Terminals
2, 4, 6, 8, 10, 12, 14, 21, 19, 17, 15	2, 5, 8, 11, 14, 21, 18, 15	COM1-COM11	COM1-COM8	Common Terminals
23	23	GND	GND	Ground
24	24	A0	A0	LSB + 1 of 2-Wire Serial Interface Address Field
25	25	A1	A1	LSB + 2 of 2-Wire Serial Interface Address Field
26	26	SCL	SCL	Clock Input of 2-Wire Serial Interface
27	27	SDA	SDA	Data Input of 2-Wire Serial Interface
28	28	V+	V+	Positive Supply Voltage

P	IN	NA	ME	FUNCTION
MAX4573	MAX4574	MAX4573	MAX4574	FUNCTION
1, 3, 5, 7, 9, 11, 13, 22, 20, 18, 16	-	NO1-NO11	-	Normally Open Terminals
_	1, 4, 7, 10	_	NO1A-NO4A	Normally Open Terminals
_	3, 6, 9, 12	_	NO1B-NO4B	Normally Open Terminals
-	13, 16	_	NO5, NO8	Normally Open Terminals
_	22, 19, 20, 17	_	NO6A, NO7A, NO6B, NO7B	Normally Open Terminals
2, 4, 6, 8, 10, 12, 14, 21, 19, 17, 15	2, 5, 8, 11, 14, 21, 18, 15	COM1-COM11	COM1-COM8	Common Terminals
23	23	GND	GND	Ground
24	24	CS	CS	Chip Select of 3-Wire Serial Interface
25	25	SCLK	SCLK	Clock Input of 3-Wire Serial Interface
26	26	DIN	DIN	Clock Input of 3-Wire Serial Interface
27	27	DOUT	DOUT	Data Output of 3-Wire Serial Interface
28	28	V+	V+	Positive Supply Voltage

3 \_\_\_\_\_\_ *M*/XI/M




Figure 1. Off-Isolation and Crosstalk




Figure 2. Switching Time

#### Detailed Description

The MAX4571–MAX4574 are serial-interface controlled switches with soft-mode "clickless" and hard-mode operating capability. The MAX4571/MAX4573 contain 11 SPST switches, while the MAX4572/MAX4574 contain two SPST switches and six SPDT switches. The SPDT switches are actually 2-to-1 multiplexers, in that each SPDT is really two independent SPST switches with a common node, as shown in the *Pin Configurations*. Each switch is controlled independently by either the SPI or I<sup>2</sup>C interface.

Audio off-isolation is -90dB at 20kHz, crosstalk is at least -90dB at 20kHz, and video off-isolation is at least -50dB at 10MHz.

Each switch of any device may be set to operate in either soft or hard mode. In soft mode, the switching transition is slowed to avoid the audible "clicking" that can occur when switches are used to route audio signals. In hard mode, the switches are not slowed down, making this mode useful when a faster response is required. If a new command is issued while any softmode switch is transitioning, the switch transition time is decreased so it reaches its final state before the new command is executed. Soft mode is the power-up default state for all switches. Switches in the same mode are guaranteed to be break-before-make relative to each other. Break-before-make does not apply between switches operating in different modes.

These devices operate from a single supply of +2.7V to +5.25V. The MAX4571/MAX4572 feature a 2-wire, I<sup>2</sup>C-compatible serial interface, and the MAX4573/MAX4574 feature a 3-wire, SPI/QSPI/MICROWIRE-compatible serial interface.

#### Applications Information

#### **Switch Control**

The MAX4571-MAX4574 have a common command and control-bit structure, the differences being only in the interface type (2-wire or 3-wire) and in the switch configurations.

The SWITCHSET command controls the open/closed states of the various switches. MODESET controls soft/hard-mode states of the switches. There are also NO\_OP and RESET commands. The NO\_OP command is useful for daisy-chaining multiple 3-wire parts. The RESET command places a device in a state identical to its power-up state, with all switches open and in soft switching mode.

Table 1 shows the configuration of the command bits and their related commands. Table 2 shows the config-SendByte and WriteWord are trademarks of Philips Corp. uration of the data bits and their related switches. The arrangement of the command bits and the data bits depends on the interface type (2-wire or 3-wire). After a SWITCHSET command is issued, a logic 1 in any data-bit location closes the associated switch, while a logic 0 opens it. After a MODESET command, a logic 1 in any data-bit location sets the associated switch into hard mode, while a logic 0 sets it into soft mode.

#### 2-Wire Serial Interface

The MAX4571/MAX4572 use a 2-wire, I $^2$ C-compatible serial interface requiring only two I/O lines of a standard microprocessor port for communication. These devices use the SendByte $^{\text{TM}}$  and WriteWord $^{\text{TM}}$  protocols. The SendByte protocol is used only for the RESET command. The WriteWord protocol is used for the MODESET and SWITCHSET commands.

The first byte of any 2-wire serial-interface transaction is always the address byte. To address a given chip, the A0 and A1 bits in the address byte (Table 3) must duplicate the values present at the A0 and A1 pins of that chip, and the rest of the address bits must be configured as shown in Table 3. Connect the A0 and A1 pins to V+ or to GND, or drive them with CMOS logic levels.

The second byte is the command byte. The possible commands are RESET, MODESET, and SWITCHSET. RESET sets all switches to the initial power-up state (open and in soft switching mode). The RESET command is executed on the rising clock edge of the acknowledge bit after the command byte. The MODE-SET and SWITCHSET commands are each followed by two data bytes. The first data byte is buffered so all the data latches switch together. MODESET and SWITCH-SET are executed on the rising clock edge of the acknowledge bit after the second data byte. Table 3 details the 2-wire interface data structure. Figures 3 and 4 and the I/O Interface Characteristics detail the timing of the 2-wire serial-interface protocol. All bytes of the transmission, whether address, command, or data, are sent MSB first.

The MAX4571/MAX4572 are receive-only devices and must be controlled by a bus master device. A bus master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high. The slave devices monitor the serial bus continuously, waiting for a start condition followed by an address byte. When a device recognizes its address byte, it acknowledges by pulling the SDA line low for one clock period; it is then ready to accept command and data bytes. The device then issues a similar acknowledgment after the command byte, and again after each data byte. When the master has finished

**Table 1. Command Bit Mapping** 

MSB	MSB - 1	COMMAND	DESCRIPTION
0	0	RESET	Sets all switches open and in soft switching mode.
0	1	MODESET	Sets specified switches to soft or hard mode.
1	0	NO_OP	No Operation.
1	1	SWITCHSET	Sets specified switches open or closed.

**Table 2. Data-Bit Switch Control** 

DATA BIT	M	AX4571/MAX4573	M	AX4572/MAX4574
DATABII	SWITCH	SWITCH TERMINALS	SWITCH	SWITCH TERMINALS
D13	X	X	SW8	15, 16
D12	X	X	SW5	13, 14
D11	X	X	SW7B	17, 18
D10	SW11	15, 16	SW7A	18, 19
D9	SW10	17, 18	SW6B	20, 21
D8	SW9	19, 20	SW6A	21, 22
D7	SW8	21, 22	SW4B	11, 12
D6	SW7	13, 14	SW4A	10, 11
D5	SW6	11, 12	SW3B	8, 9
D4	SW5	9, 10	SW3A	7, 8
D3	SW4	7, 8	SW2B	5, 6
D2	SW3	5, 6	SW2A	4, 5
D1	SW2	3, 4	SW1B	2, 3
D0 (LSB)	SW1	1, 2	SW1A	1, 2

X = Don't care

communicating with the slave, it issues a stop condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

#### 3-Wire Serial Interface

The MAX4573/MAX4574 use a 3-wire SPI/QSPI/ MICROWIRE-compatible serial interface. An active-low chip-select pin,  $\overline{\text{CS}}$ , enables the device to receive data from the serial input pin, DIN. Command and data information are clocked in on the rising edge of the serialclock signal (SCLK) MSB first. A total of 16 bits are needed in each write cycle. The write cycle allows two 8-bit-wide transfers if  $\overline{\text{CS}}$  remains low for the entire 16 bits. The command code is contained in the two MSBs of the 16-bit word. The remaining bits control the switches as shown in Table 4. While shifting in the serial data, the device remains in its original configuration. A rising edge on CS latches the data into the MAX4573/MAX4574 internal registers, initiating the device's change of state. Table 4 shows the details of the 3-wire interface data structure.

Figures 5 and 6 and the *I/O Interface Characteristics* show the timing details of the 3-wire interface. If the two command bits initiate a SWITCHSET command, a logic 1 in a switch control location closes the associated switch, while a logic 0 opens it. If the command bits initiate a MODESET command, a logic 1 in a switch control location sets the associated switch into hard mode, while a logic 0 sets it into soft, "clickless" mode. For command-bit configurations, see Table 1.

#### **Using Multiple Devices**

There are two ways to connect multiple devices to the same 3-wire serial interface. The first involves using the DOUT pin. DOUT presents a copy of the last bit of the internal shift register, useful for daisy-chaining multiple devices. Data at DOUT are simply the input data delayed by 16 clock cycles, appearing synchronous with SCLK's falling edge. After  $\overline{CS}$  goes high, DOUT holds the last bit in the shift register until new data are shifted into DIN. For a simple interface using several MAX4573/MAX4574 devices, daisy-chain the shift reg-

#### **Table 3. 2-Wire Serial-Interface Data Format**

	SET Cor									C	onal Du	. /DECET	`					1				
	MSB	ss Byte						LSB	$\dashv$	MSB	iand By	te (RESET	J				LSB					
S R T	0	1	1	0	1	A 1	A 0	0	A C K	0	0	х	Х	Х	Х	Х	X	A C K	S T P			
SW	/ITCHSI	ET Com	nmand				·	•														
	Addre MSB	ss Byte						LSB		Coi		Byte (SW	ITCHSET	)			LSB					
S R T	0	1	1	0	1	A 1	A 0	0	A C K	1	1	Х	х	х	х	х	Х	A C K				
	MA>	X4571			First [	Data Byte											Second Da	ata Byte				
	MSB								L	SB		MSB								LSB		
	Х	Х	2	(	Х	Х	SW 11	SW 10	SI	- 1	A C K	SW 8	SW 7	SW 6	<i>i</i> :	SW 5	SW 4	SW 3	SW 2	SW 1	A C K	S T P
	MA	X4572			First [	Data Byte											Second Da	ata Byte				
	MSB								L	SB		MSB						,		LSB		
	Х	х		W B	SW 5	SW 7B	SW 7A	SW 6B	S\ 6		A C K	SW 4B	SW 4A	SW 3B		SW 3A	SW 2B	SW 2A	SW 1B	SW 1A	A C K	S T P
ЛО	DESET Addre MSB	Comm ess Byte	and							Coi		Byte (MO	DESET)				LSB		]			
	0	1	1	0	1	A 1	A 0	0	A C K	0	1	Х	Х	х	х	х		A C K				
_	MA	X4571														-			_			
					First [	Data Byte											Second Da	ata Byte				
	MSB	1		.			_	Ι.	1	SB		MSB			.	1	J		Ι.	LSB		
	Х	X	2	(	Х	Х	SW 11	SW 10	SI	- 1	A C K	SW 8	SW 7	SW 6	! !	SW 5	SW 4	SW 3	SW 2	SW 1	A C K	S T P
	MA	X4572										·							·			
	Men				First [	Data Byte			1	CR CR		MSD					Second Da	ata Byte		I CD		I
			T_	,	CW	CVA	CIA	City	T		_		CUL	0	,	- I	CM	CIN	CIT			
	X	×		W 3	5	7B	7A	6B	6.	- 1	C K	SW 4B	4A	3B		3A	SW 2B	SW 2A	SW 1B	1A	A C K	S T P
	MAX MSB	X4572			SW	SW	SW 7A	SW 6B	SI	- 1	A C	MSB SW 4B	SW 4A	SW 3B		sw	Second Da	sw	SW 1B	LSB SW 1A	A C	

12 \_\_\_\_\_\_\_ /N/JX//V

Table 4. 3-Wire Serial-Interface Data Format

	MAX4573 (11 SPST)														
MSB	MSB LSB														
COMI	DMMAND SWITCH CONTROL														
D15	D14	D13	D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1												D0
C1	C0	Х	X X X SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2												SW1

MAX4574 (6 SPDT + 2 SPST)																
MSB	MSB															
COMMAND			SWITCH CONTROL													
D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
C1	C0	SW8	SW5	SW7B	SW7A	SW6B	SW6A	SW4B	SW4A	SW3B	SW3A	SW2B	SW2A	SW1B	SW1A	




Figure 3. 2-Wire Serial-Interface Timing Diagram




Figure 4. A Complete 2-Wire Serial-Interface Transmission



isters by connecting DOUT of the first device to DIN of the second, etc. Connect the  $\overline{CS}$  pins of all devices together. Data are shifted through the MAX4573/MAX4574s in series. When  $\overline{CS}$  is brought high, all devices are updated simultaneously. If any of the devices in the chain are to be left unchanged, use a NO OP command for that device, as shown in Table 1.

An alternate way of connecting multiple devices is to decode the  $\overline{\text{CS}}$  line. In this case the DOUT pin is not used and the DIN pins of all devices are connected together. Address decode logic individually controls the  $\overline{\text{CS}}$  line of each device. When a device is to be selected its  $\overline{\text{CS}}$  line is brought low, data are shifted in, and its  $\overline{\text{CS}}$  is then brought high to execute the command.




Figure 5. 3-Wire Serial-Interface Timing Diagram





Figure 6. A Complete 3-Wire Serial-Interface Transmission


#### Pin Configurations (continued)

\_\_\_\_\_Chip Information




**TRANSISTOR COUNT: 5397** 


#### Package Information



MIXIM

#### Package Information (continued)





Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

16 \_\_\_\_\_Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

Printed USA

is a registered trademark of Maxim Integrated Products.