


**THERMAL DATA**
**DB 44-PIN QSSOP PACKAGE**
**THERMAL RESISTANCE-JUNCTION TO AMBIENT,  $\theta_{JA}$** 
**50°C/W**

Junction Temperature Calculation:  $T_J = T_A + (P_D \times \theta_{JA})$ .

The  $\theta_{JA}$  numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

**PACKAGE PIN OUT**

**DB PACKAGE  
(Top View)**
**DESCRIPTION (CONTINUED)**

The stereo output controller is available in either an LX1722 high power version (>65Wrms, 4Ω) with a supply voltage range of 7V-25V or an LX1721 high fidelity version (better SNR performance) with a supply voltage range of 7V-15V. The current rating of the external MOSFET's, the available supply voltage, and speaker load primarily limits the maximum output power. The amplifier provides high fidelity performance and is designed to operate over the full 20Hz to 20kHz audio band. Signal distortion measurements yield.

THD+N levels of 0.06%(1kHz, 1Wrms). Efficiency is greater than 80% typical, which eliminates the need for heatsinks in most applications. The AudioMAX™ solution requires a single supply voltage, simplifying input power requirements where a dual supply may not be available. To minimize potential environmental noise issues and ease the integration of the amplifier into a variety of applications, features such as a balanced/differential audio input and a high power supply rejection ratio help reduce the effects of noise from the audio signal or power supply.

## ▶ FUNCTIONAL PIN DESCRIPTION

PIN NAME	DESCRIPTION	PIN NAME	DESCRIPTION
<b>LFAOUT</b>	Left Feedback Amplifier Output	<b>LFBK-</b>	Left Feedback Amplifier Inverting Input
<b>CPWM</b>	PWM Capacitor Connection	<b>LFBK+</b>	Left Feedback Amplifier Non-Inverting Input
<b>RPWM</b>	PWM Resistor Connection	<b>LISN</b>	Left Current Limit Sense Input
<b>LMUTE</b>	Left Mute Input (Active High)	<b>VDD</b>	Analog Supply Voltage
<b>LEAYOUT</b>	Left Error Amplifier Output	<b>CN</b>	Supply Decoupling for NFET Drivers
<b>LEAIN</b>	Left Inverting Input of Error Amplifier	<b>PVDD</b>	Output Driver Supply Voltage
<b>VREF</b>	5V Reference	<b>PGND</b>	Output Driver High Current Ground
<b>CLOCK</b>	Input / Output Clock for Synch Operation	<b>LN+</b>	Left Drive for NFET on Positive Half of Bridge
<b>GND</b>	Low Current Ground	<b>LP+</b>	Left Drive for PFET on Positive Half of Bridge
<b>V25</b>	2.5V Reference	<b>LP-</b>	Left Drive for PFET on Negative Half of Bridge
<b>LIN+</b>	Left Positive Audio Input	<b>LN-</b>	Left Drive for NFET on Negative Half of Bridge
<b>LIN-</b>	Left Negative Audio Input	<b>RN-</b>	Right Drive for NFET on Negative Half of Bridge
<b>LAMPOUT</b>	Left Input Amplifier Output	<b>RP-</b>	Right Drive for PFET on Negative Half of Bridge
<b>RIN+</b>	Right Positive Audio Input	<b>RP+</b>	Right Drive for PFET on Positive Half of Bridge
<b>RIN-</b>	Right Negative Audio Input	<b>RN+</b>	Right Drive for NFET on Positive Half of Bridge
<b>RAMPOUT</b>	Right Input Amplifier Output	<b>PGND</b>	Output Driver High Current Ground
<b>SLEEP</b>	Sleep Input (active low)	<b>CP</b>	Supply Decoupling for PFET Drivers
<b>STATUS</b>	UVLO Indicator (Open Collector Output)	<b>PVDD</b>	Output Driver Supply Voltage
<b>RMUTE</b>	Right Mute Input (Active High)	<b>NC</b>	No Connect
<b>REAIN</b>	Right Inverting Input of Error Amplifier	<b>RISN</b>	Right Current Limit Sense Input
<b>REAOUT</b>	Right Error Amplifier Output	<b>RFBK+</b>	Left Feedback Amplifier Non-Inverting Input
<b>RFAOUT</b>	Right Feedback Amplifier Output	<b>RFBK-</b>	Right Feedback Amplifier Inverting Input

## ▶ ABSOLUTE MAXIMUM RATINGS

Supply Voltage (PVDD, VDD) .....	-0.3V to 30V
SLEEP, STATUS, R/LFBK+, R/LFBK- .....	-0.3V to VDD +0.3V
R/LISN .....	PVDD -2 to PVDD to +0.3V
RPWM, CPWM, R/LMUTE .....	-0.3V to VREF +0.3V
R/LIN+, R/LIN-, R/LAMPOUT .....	-0.3V to VREF +0.3V
R/LEAIN, R/LEAYOUT, R/LFAOUT .....	-0.3V to VREF + 0.3V
CLOCK .....	-0.3V to CN +0.3V
Operating Junction Temperature Plastic .....	125°C
Storage Temperature Range .....	-65°C to 150°C
Lead Temperature (Soldering, 10 seconds) .....	300°C

Note: Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into negative out of the specified terminal.

**ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature  $-20^{\circ}\text{C} < T_{\text{A}} < 70^{\circ}\text{C}$  (NOTE 2).  
Test conditions: RPWM = 34.8k, CPWM = 100pF, VDD = PVDD = 15V

Parameter	Symbol	Test Conditions	LX1721 / 1722			Units
			Min	Typ	Max	
<b>Evaluation Module (See LXE1721)</b>						
Supply Voltage	LX1721	$V_{\text{DD}}$	7		15	V
	LX1722		7		25	
Power Supply Rejection Ratio	PSRR	$V_{\text{IN}} = 15\text{V}$ , $V_{\text{RIPPLE}} = 1\text{V}_{\text{RMS}}$ , 20Hz to 20kHz		-70		dB
Output Power (Per Channel)	$P_{\text{O}}$	$V_{\text{IN}} = 15\text{V}$ , $R_{\text{L}}=4\Omega$ , THD+N=1%, 10Hz to 22kHz	25			W
		$V_{\text{IN}} = 25\text{V}$ , $R_{\text{L}}=4\Omega$ , THD+N=1%, 10Hz to 22kHz	60			
Efficiency		$V_{\text{IN}} = 15\text{V}$ , $f_{\text{IN}} = 1\text{kHz}$ , $P_{\text{O}} = 10\text{W}$	82			%
		$V_{\text{IN}} = 15\text{V}$ , $f_{\text{IN}} = 1\text{kHz}$ , $P_{\text{O}} = 20\text{W}$	85			
Total Harmonic Distortion Plus Noise	THD+N	$f_{\text{IN}} = 1\text{kHz}$ , $P_{\text{O}} = 1\text{W}$	.06			%
		$f_{\text{IN}} = 20\text{Hz}$ to $20\text{kHz}$ , $P_{\text{O}} = 1\text{W}$			.2	
Signal-To-Noise Ratio	SNR	$R_{\text{L}} = 4\Omega$ , $P_{\text{O}} = 1\text{W}$		81		dBr
<b>Oscillator Section</b>						
Oscillator Frequency	$F_{\text{OSC}}$			450		kHz
Charge Current	$I_{\text{CHG}}$	(varies with $V_{\text{DD}}$ pin voltage)		-225		$\mu\text{A}$
Discharge Current	$I_{\text{DIS}}$	(varies with $V_{\text{DD}}$ pin voltage)	225			$\mu\text{A}$
Oscillator Peak Voltage	$V_{\text{PK}}$	(varies with $V_{\text{DD}}$ pin voltage)		3.6		V
Oscillator Valley Voltage	$V_{\text{VAL}}$	(varies with $V_{\text{DD}}$ pin voltage)		1.4		V
Voltage Stability		$V_{\text{DD}} = 8\text{V}$ to $25\text{V}$	0.6	2		%
Temperature Stability		$T_{\text{A}} = 0^{\circ}\text{C}$ to $70^{\circ}\text{C}$	1.0	2		%
<b>Error Amplifier</b>						
Input Offset Voltage	$V_{\text{IO}}$			5		mV
DC Open Loop Gain	$A_{\text{OL}}$			60		dB
Unity Gain Bandwidth	UGBW			7		MHz
High Output Voltage	$V_{\text{OH}}$	$I_{\text{OUT}} = -100\mu\text{A}$	3.5			V
Low Output Voltage	$V_{\text{OL}}$	$I_{\text{OUT}} = +100\mu\text{A}$			100	mV
Input Bias Current	$I_{\text{IN}}$	$V_{\text{IN}} = 1\text{V}$ to $4\text{V}$		1		$\mu\text{A}$
<b>Input Amplifier</b>						
Stage Gain	LX1721	Set by Internal Resistors	3.465	3.5	3.535	V/V
Output Voltage, High	$V_{\text{OH}}$	$I_{\text{OUT}} = -100\mu\text{A}$	3.85			V
Output Voltage, Low	$V_{\text{OL}}$	$I_{\text{OUT}} = +100\mu\text{A}$			1.3	V
Input Impedance				180		k $\Omega$
<b>Feedback Amplifier</b>						
Stage Gain	LX1721	Set by Internal Resistors	89	91	93	mV/V
	LX1722	Set by Internal Resistors	56	57	58	mV/V
Input Impedance	LX1721			250		k $\Omega$
	LX1722			400		k $\Omega$

## ELECTRICAL CHARACTERISTICS (CONTINUED)

Parameter	Symbol	Test Conditions	LX1721 / 1722			Units	
			Min	Typ	Max		
<b>Current Limit Comparator</b>							
Voltage Sense Threshold			190	210	230	mV	
Blanking Pulse Delay				500		ns	
Response Time		Excluding blanking pulse		250		ns	
$I_{UM}$ Pulses required to Current Limit Latch			4	4	4	cycles	
Consecutive Clear Pulses required to reset $I_{UM}$ counter			2	2	2	cycles	
<b>Reference Voltage Section</b>							
Initial Accuracy (VREF)				5.0			
Voltage Stability (VREF)				$\pm 50$	$\pm 100$	mV	
Initial Accuracy (V25)				2.5			
Voltage Stability (V25)				$\pm 25$	$\pm 50$	mV	
Temperature Stability		$T_A = 0^\circ\text{C}$ to $70^\circ\text{C}$		2	5	mV	
Line Regulation		$V_{DD} = 9\text{V}$ to $15\text{V}$		0.5		mV	
Load Regulation		$I_{OUT} = 0$ to $10\text{mA}$		5		mV	
<b>Under Voltage Lockout Section</b>							
Start Threshold Voltage				6		V	
UV Lockout Hysteresis				250		mV	
UVLO Delay To Output Enable				62,500		clkcyc	
<b>Supply Current</b>							
Sleep Current		$SLEEP$ Input = $0\text{V}$ , $T_A = 25^\circ\text{C}$		30		$\mu\text{A}$	
Operating Current		$SLEEP$ Input = $2\text{V}$ , $V_{IN} = 15\text{V}$ , No MOSFETs connected		8	11	mA	
Sleep to Output Enable				62,500		clkcyc	
Sleep Threshold			1.45	1.6	1.75	V	
<b>Mute Section</b>							
Mute Threshold				1.2	1.35	1.5	V
<b>Output Drivers For N-Channel MOSFETs</b>							
NFET Drivers, Low Level Voltage	$V_{OL}$	$I_{SINK} = 3\text{mA}$ $I_{SINK} = 100\text{mA}$		30	100	mV	
NFET Drivers, High Level Voltage	$V_{OH}$	$I_{SOURCE} = 3\text{mA}$ , $C_N = 5.2\text{V}$ applied externally $I_{SOURCE} = 100\text{mA}$ , $C_N = 5.2\text{V}$ applied externally		30	100	mV	
<b>Output Drives For P-Channel MOSFETs</b>							
PFET Drivers, Low Level Voltage	$V_{OL}$	$I_{SINK} = 3\text{mA}$ $I_{SINK} = 100\text{mA}$		30	100	mV	
PFET Drivers, High Level Voltage	$V_{OH}$	$I_{SOURCE} = 3\text{mA}$ , $C_P = 5.2\text{V}$ (applied externally) $I_{SOURCE} = 100\text{mA}$ , $C_P = 5.2\text{V}$ (applied externally)		30	100	mV	

Note 2: The LX1721 / 22CDB is guaranteed to meet performance specifications from  $0^\circ$  to  $70^\circ\text{C}$ . Specifications over the  $-20^\circ$  to  $0^\circ\text{C}$  operation temperature range are assured by design, characterization, and statistical process control.

## BLOCK DIAGRAM




FIGURE 1 – LX1721 / 22 SIMPLIFIED BLOCK DIAGRAM (LEFT CHANNEL CIRCUIT SHOWN)

## APPLICATION INFORMATION

**Frequency Synchronization**

Two or more LX1721 / LX1722 oscillators can be configured for synchronous operation. One unit, the master, is programmed for the desired frequency with the  $R_{PWM}$  and  $C_{PWM}$  as usual. Additional units will be slave units, and their oscillators will be disabled by leaving the  $R_{PWM}$  pin disconnected. The CLOCK pin and the  $C_{PWM}$  pin of the slave units should be tied to the CLOCK pin and the  $C_{PWM}$  pin of the master unit respectively. In this configuration, the CLOCK pins of the slave units begin receiving instead of transmitting clock pulses. Also, the  $C_{PWM}$  pins quit driving the PWM capacitor in the slave units. Note that for optimum performance, all slave units should be located within a few inches of the master unit.

**Oscillator Configuration ( $R_{PWM}$  and  $C_{PWM}$  selection)**

The oscillator is programmed by the external timing components  $R_{PWM}$  and  $C_{PWM}$ . For a nominal frequency of 333kHz,  $R_{PWM}$  and  $C_{PWM}$  should be set to 49.9kOhms and 100pF respectively. Note that in order to keep the slope of the PWM ramp voltage proportional to the supply voltage, both the ramp peak and valley voltages, and the charge and discharge currents are proportional to the supply voltage. This keeps the frequency relatively constant while keeping the slope of the PWM ramp proportional to the voltage on the VDD pin. For operating frequencies other than 333kHz, the frequency can be approximated by the following equation:

$$\text{Frequency} = \frac{1}{(0.577)(R_{PWM})(C_{PWM}) + 320\text{ns}}$$

Obsoleted



**Microsemi**  
INTEGRATED PRODUCTS

AudioMAX™

LX1721 / 1722

Class-D Stereo Power Amplifier Controller

PRODUCTION

www.Microsemi.com

GRAPHS

## CHARACTERISTIC CURVES




FIGURE 2 – THD+N vs. OUTPUT POWER

V<sub>IN</sub> = 15V  
f<sub>IN</sub> = 1kHz  
R<sub>L</sub> = 4Ω




FIGURE 3 – THD+N vs. OUTPUT POWER

V<sub>IN</sub> = 25V  
f<sub>IN</sub> = 1kHz  
R<sub>L</sub> = 4Ω




FIGURE 4 – THD+N vs. OUTPUT POWER

V<sub>IN</sub> = 15V  
f<sub>IN</sub> = 1kHz  
R<sub>L</sub> = 2Ω



**Microsemi**  
INTEGRATED PRODUCTS

AudioMAX™

LX1721 / 1722

Class-D Stereo Power Amplifier Controller

PRODUCTION

CHARACTERISTIC CURVES (CONTINUED)




FIGURE 5 – THD+N VS. OUTPUT POWER

$V_{IN} = 25V$   
 $f_{IN} = 1kHz$   
 $R_L = 2\Omega$




FIGURE 6 – THD+N VS. FREQUENCY

$V_{IN} = 15V$   
 $R_L = 4\Omega$   
 $P_O = 1W_{RMS}$




FIGURE 7 – THD+N VS. FREQUENCY

$V_{IN} = 25V$   
 $R_L = 4\Omega$   
 $P_O = 1W_{RMS}$



**Microsemi**  
INTEGRATED PRODUCTS

AudioMAX™

LX1721 / 1722

Class-D Stereo Power Amplifier Controller

PRODUCTION

www.Microsemi.com

GRAPHS

## CHARACTERISTIC CURVES (CONTINUED)




FIGURE 8 – FREQUENCY RESPONSE




FIGURE 9 – FREQUENCY RESPONSE




FIGURE 10 – NOISE FLOOR FFT



**Microsemi**  
INTEGRATED PRODUCTS

AudioMAX™

LX1721 / 1722


Class-D Stereo Power Amplifier Controller

PRODUCTION


www.Microsemi.com

GRAPHS


## CHARACTERISTIC CURVES (CONTINUED)



V<sub>IN</sub> = 25V  
R<sub>L</sub> = 4Ω  
10Hz – 22kHz Bandwidth  
A-Weighted



V<sub>IN</sub> = 15V  
f<sub>IN</sub> = 1kHz



P<sub>O</sub> = 1W<sub>RMS</sub>  
R<sub>L</sub> = 4Ω



APPLICATION





FIGURE 14 – TYPICAL CLASS-D STEREO SWITCHING AMPLIFIER CIRCUIT APPLICATION

## MECHANICAL DIMENSIONS

**DB** 44-Pin Quarter Size Outline Package (QSOP)


Dim	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.44	2.64	0.096	0.104
B	0.28	0.51	0.011	0.020
C	0.23	0.32	0.091	0.0125
D	17.73	17.93	0.698	0.706
E	7.40	7.60	0.291	0.299
F	0.80 BSC		0.0315 BSC	
G	0.10	0.30	0.004	0.012
L	0.40	1.27	0.016	0.050
M	0°	8°	0°	8°
P	10.11	10.51	0.396	0.414
R	0.63	0.89	0.025	0.035
ZD	0.51 REF		0.020 REF	
*LC	-	0.10	-	0.004

\* Lead Coplanarity

**Note:** Dimensions do not include mold flash or protrusions; these shall not exceed 0.15mm (.006") on any side. Lead dimension shall not include solder coverage.



AudioMAX™

LX1721 / 1722

Class-D Stereo Power Amplifier Controller

PRODUCTION

NOTES

Obsolete

PRODUCTION DATA – Information contained in this document is proprietary to Microsemi and is current as of publication date. This document may not be modified in any way without the express written consent of Microsemi. Product processing does not necessarily include testing of all parameters. Microsemi reserves the right to change the configuration and performance of the product and to discontinue product at any time.