
ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltage (V _{DD} , OV _{DD})6V
Reference (REF) and Analog Input (A _{IN}) Voltage
(Note 3)($-0.3V$) to ($V_{DD} + 0.3V$)
Digital Input Voltage (Note 3) $(-0.3V)$ to $(OV_{DD} + 0.3V)$
Digital Output Voltage
Power Dissipation
Operating Temperature Range
LTC2312C0°C to 70°C
LTC2312I–40°C to 85°C
LTC2312H40°C to 125°C
Storage Temperature Range65°C to 150°C
Lead Temperature Range (Soldering, 10 sec) 300°C

PIN CONFIGURATION



ORDER INFORMATION

Lead Free Finish

TAPE AND REEL (MINI)	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC2312CTS8-12#TRMPBF	LTC2312CTS8-12#TRPBF	LTFZM	8-Lead Plastic TSOT-23	0°C to 70°C
LTC2312ITS8-12#TRMPBF	LTC2312ITS8-12#TRPBF	LTFZM	8-Lead Plastic TSOT-23	–40°C to 85°C
LTC2312HTS8-12#TRMPBF	LTC2312HTS8-12#TRPBF	LTFZM	8-Lead Plastic TSOT-23	–40°C to 125°C

TRM = 500 pieces. *Temperature grades are identified by a label on the shipping container.

Consult LTC Marketing for parts specified with wider operating temperature ranges.

Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: http://www.linear.com/leadfree/

For more information on tape and reel specifications, go to: http://www.linear.com/tapeandreel/



ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	ТҮР	MAX	UNITS
V _{AIN}	Absolute Input Range		-0.05		V _{DD} + 0.05	V
VIN	Input Voltage Range	(Note 11)	0		V _{REF}	V
I _{IN}	Analog Input DC Leakage Current		-1		1	μA
C _{IN}	Analog Input Capacitance	Sample Mode Hold Mode		13 3		pF pF

CONVERTER CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
	Resolution		•	12			Bits
	No Missing Codes		•	12			Bits
	Transition Noise	(Note 6)			0.33		LSB _{RMS}
INL	Integral Linearity Error	V _{DD} = 5V (Note 5) V _{DD} = 3V (Note 5)	•	-1.25 -1.5	±0.3 ±0.4	1.25 1.5	LSB LSB
DNL	Differential Linearity Error	V _{DD} = 5V V _{DD} = 3V	•	-0.99 -0.99	±0.2 ±0.25	0.99 0.99	LSB LSB
	Offset Error	V _{DD} = 5V V _{DD} = 3V	•	-4 -7	±0.5 ±1	4 7	LSB LSB
	Full-Scale Error	V _{DD} = 5V V _{DD} = 3V	•		±1 ±2	8 12	LSB LSB
	Total Unadjusted Error	V _{DD} = 5V V _{DD} = 3V	•	-9 -14	±2 ±3	9 14	LSB LSB

DYNAMIC ACCURACY The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C and A_{IN} = -1dBFS. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
SINAD	Signal-to-(Noise + Distortion) Ratio	$f_{IN} = 20$ kHz, $V_{DD} = 5$ V $f_{IN} = 20$ kHz, $V_{DD} = 3$ V	•	70 67	72.7 70.3		dB dB
SNR	Signal-to-Noise Ratio	$ f_{IN} = 20 kHz, V_{DD} = 5V $	•	70.5 67.5	73 70.6		dB dB
THD	Total Harmonic Distortion First 5 Harmonics	$ f_{\text{IN}} = 20 \text{kHz}, \text{V}_{\text{DD}} = 5 \text{V} \\ f_{\text{IN}} = 20 \text{kHz}, \text{V}_{\text{DD}} = 3 \text{V} $	•		-84 -84	-76 -75	dB dB
SFDR	Spurious Free Dynamic Range	$ f_{IN} = 20 kHz, V_{DD} = 5V $	•	78 76	87 87		dB dB
IMD	Intermodulation Distortion 2nd Order Terms 3rd Order Terms	f _{IN1} = 53kHz, f _{IN2} = 58kHz, A _{IN1} , A _{IN2} = -7dBFS			80 92		dBc dBc
	Full Power Bandwidth	At 3dB At 0.1dB			130 20		MHz MHz
	–3dB Input Linear Bandwidth	$SINAD \ge 68dB$			5		MHz
t _{AP}	Aperture Delay				1		ns
t _{JITTER}	Aperture Jitter				10		ps _{RMS}



REFERENCE INPUT/OUTPUT The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{REF}	V _{REF} Output Voltage	$2.7V \le V_{DD} \le 3.6V$ $4.75 \le V_{DD} \le 5.25V$	•		2.048 4.096	2.056 4.112	V V
	V _{REF} Temperature Coefficient		•		7	20	ppm/°C
	V _{REF} Output Resistance	Normal Operation, $I_{LOAD} = 0mA$ to 5mA Overdrive Condition ($V_{REFIN} \ge V_{REFOUT} + 50mV$)			1 52		Ω kΩ
	V _{REF} Line Regulation	$2.7V \le V_{DD} \le 3.6V$ $4.75 \le V_{DD} \le 5.25V$			0.4 0.2		mV/V mV/V
	V _{REF} 2.048V/4.096V Supply Threshold				4.15		V
	V _{REF} 2.048V/4.096V Supply Threshold Hysteresis				150		mV
	V _{REF} Input Voltage Range (External Reference Input)	$\begin{array}{l} 2.7V \leq V_{DD} \leq 3.6V \\ 4.75 \leq V_{DD} \leq 5.25V \end{array}$	•	V _{REF} +50mV V _{REF} +50mV		V _{DD} 4.3	V V

DIGITAL INPUTS AND DIGITAL OUTPUTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{IH}	High Level Input Voltage		٠	0.8 • OV _{DD}			V
V _{IL}	Low Level Input Voltage		٠			$0.2 \bullet OV_{DD}$	V
I _{IN}	Digital Input Current	$V_{IN} = 0V \text{ to } 0V_{DD}$	٠	-10		10	μA
C _{IN}	Digital Input Capacitance				5		pF
V _{OH}	High Level Output Voltage	$I_0 = -500 \mu A$ (Source)	٠	0V _{DD} 0.2			V
V _{OL}	Low Level Output Voltage	I ₀ = 500μA (Sink)	٠			0.2	V
I _{OZ}	Hi-Z Output Leakage Current	$V_{OUT} = 0V$ to OV_{DD} , $CONV = High$	٠	-10		10	μA
C _{OZ}	Hi-Z Output Capacitance	CONV = High			4		pF
ISOURCE	Output Source Current	V _{OUT} = 0V, 0V _{DD} = 1.8V			-20		mA
I _{SINK}	Output Sink Current	$V_{OUT} = OV_{DD} = 1.8V$			20		mA

POWER REQUIREMENTS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V _{DD}	Supply Voltage 3V Operational Range 5V Operational Range		•	2.7 4.75	3 5	3.6 5.25	V V
OV _{DD}	Digital Output Supply Voltage		•	1.71		5.25	V
I _{TOTAL} = I _{VDD +} I _{OVDD}	Supply Current, Static Mode Operational Mode Nap Mode Sleep Mode	CONV = 0V, SCK = 0V	•		3.4 3 2 0.2	4.3 4 5	mA mA mA μA
PD	Power Dissipation, Static Mode Operational Mode Nap Mode Sleep Mode	CONV = 0V, SCK = 0V	•		17 15 10 1	21.5 20 25	mW mW mW μW



ADC TIMING CHARACTERISTICS The \bullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T_A = 25°C. (Note 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
f _{SAMPLE(MAX)}	Maximum Sampling Frequency	(Notes 7, 8)	•			500	kHz
f _{SCK}	Shift Clock Frequency	(Notes 7, 8)	•			20	MHz
t _{SCK}	Shift Clock Period		•	50			ns
t _{throughput}	Minimum Throughput Time, t _{ACQ} + t _{CONV}		•			2000	ns
t _{CONV}	Conversion Time			1400			ns
t _{ACQ}	Acquisition Time		•	600			ns
t ₁	Minimum CONV Pulse Width	(Note 7), Valid for Nap and Sleep Modes Only	•	10			ns
t ₂	SCK↑ Setup Time After CONV↓	(Note 7), Valid for Nap and Sleep Modes Only	•	10			ns
t ₃	SDO Enable Time After CONV↓	(Notes 7, 8)	٠			10	ns
t ₄	SDO Data Valid Access Time after SCK↓	(Notes 7, 8, 9)				11	ns
t ₅	SCK Low Time		٠	10			ns
t ₆	SCK High Time		•	10			ns
t ₇	SDO Data Valid Hold Time After SCK↓	(Notes 7, 8, 9)	٠	1			ns
t ₈	SDO into Hi-Z State Time After CONV↑	(Notes 7, 8, 10)	٠	3		10	ns
t9	CONV↑ Quiet Time After 12th SCK↓	(Note 7)	•	15			ns
t _{WAKE-NAP}	Power-Up Time from Nap Mode	See Nap Mode Section			50		ns
t _{WAKE_SLEEP}	Power-Up Time from Sleep Mode	See Sleep Mode Section			1.1		ms

Note 1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2. All voltage values are with respect to ground.

Note 3. When these pin voltages are taken below ground or above VDD (AIN, REF) or OV_{DD} (SCK, CONV, SDO) they will be clamped by internal diodes. This product can handle input currents up to 100mA below ground or above V_{DD} or OV_{DD} without latch-up.

Note 4. V_{DD} = 5V, OV_{DD} = 2.5V, f_{SMPL} = 500kHz, f_{SCK} = 20MHz, A_{IN} = –1dBFS and internal reference unless otherwise noted.

Note 5. Integral nonlinearity is defined as the deviation of a code from a straight line passing through the actual endpoints of the transfer curve. The deviation is measured from the center of the quantization band.

Note 6. Typical RMS noise at code transitions.

Note 7. Parameter tested and guaranteed at OV_{DD} = 2.5V. All input signals are specified with $t_r = t_f = 1$ ns (10% to 90% of OV_{DD}) and timed from a voltage level of OV_{DD}/2.

Note 8. All timing specifications given are with a 10pF capacitance load. Load capacitances greater than this will require a digital buffer.

Note 9. The time required for the output to cross the V_{OH} or V_{OL} voltage. Note 10. Guaranteed by design, not subject to test.


Note 11. Recommended operating conditions.




231212


TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $0V_{DD} = 2.5V$, $f_{SMPL} = 500ksps$,

unless otherwise noted.







DC Histogram Near Mid-Scale (Code 2048)



16k Point FFT, f_S = 500ksps $f_{IN} = 259 kHz$ 0 $V_{DD} = 5V$ SNR = 73dBFS -20 SINAD = 72.7dBFS THD = -84dB-40 SFDR = 88dB AMPLITUDE (dBFS) -60 -80 -100 -120 -140-160 0 50 100 150 200 250 INPUT FREQUENCY (kHz) 231212 G04



SNR, SINAD vs Input Frequency (50kHz to 1MHz)



SNR, SINAD vs Temperature,

SNR

SINAD

SNR

SINAD

TEMPERATURE (°C)

105 125

231212 G08

f_{IN} = 259kHz

 $V_{DD} = 5V$

 $V_{DD} = 3V$

-35 -15

5 25 45 65 85

74

73

72

71


70

69


-55

SNR, SINAD (dBFS)

THD, Harmonics vs Input Frequency (50kHz to 1MHz)




THD, Harmonics vs Temperature, f_{IN} = 259kHz








TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $0V_{DD} = 2.5V$, $f_{SMPL} = 500$ ksps, unless otherwise noted.



Shutdown Current vs Temperature








TYPICAL PERFORMANCE CHARACTERISTICS $T_A = 25^{\circ}C$, $V_{DD} = 5V$, $0V_{DD} = 2.5V$, $f_{SMPL} = 500ksps$,

unless otherwise noted.



PIN FUNCTIONS

 V_{DD} (Pin 1): Power Supply. The ranges of V_{DD} are 2.7V to 3.6V and 4.75V to 5.25V. Bypass V_{DD} to GND with a 2.2µF ceramic chip capacitor.

REF (Pin 2): Reference Input/Output. The REF pin voltage defines the input span of the ADC, OV to V_{REF} . By default, REF is an output pin and produces a reference voltage V_{REF} of either 2.048V or 4.096V depending on V_{DD} (see Table 2). Bypass to GND with a 2.2µF, low ESR, high quality ceramic chip capacitor. The REF pin may be overdriven with a voltage at least 50mV higher than the internal reference voltage output.

GND (Pin 3): Ground. The GND pin must be tied directly to a solid ground plane.

 A_{IN} (Pin 4): Analog Input. A_{IN} is a single-ended input with respect to GND with a range from 0V to V_{REF} .


 OV_{DD} (Pin 5): I/O Interface Digital Power. The OV_{DD} range is 1.71V to 5.25V. This supply is nominally set to the same supply as the host interface (1.8V, 2.5V, 3.3V or 5V). Bypass to GND with a 2.2µF ceramic chip capacitor. **SDO (Pin 6):** Serial Data Output. The A/D conversion result is shifted out on SDO as a serial data stream with the MSB first through the LSB last. The data stream consists of 12 bits of conversion data followed by trailing zeros. There is no cycle latency. Logic levels are determined by OV_{DD}.

SCK (Pin 7): Serial Data Clock Input. The SCK serial clock synchronizes the serial data transfer. SDO data transitions on the falling edge of SCK. Logic levels are determined by OV_{DD}.

CONV (Pin 8): Convert Input. This active high signal starts a conversion on the rising edge. The conversion is timed via an internal oscillator. The device automatically powers down following the conversion process. The SDO pin is in high impedance when CONV is a logic high. Bringing CONV low enables the SDO pin and outputs the MSB. Subsequent bits of the conversion data are read out serially on the falling edge of SCK. A logic low on CONV also places the sample-and-hold into sample mode. Logic levels are determined by OV_{DD}.



BLOCK DIAGRAM



TIMING DIAGRAMS




Figure 1. SDO Enabled After CONV




Figure 3. SDO Data Valid Hold After SCK




Figure 2. SDO Into Hi-Z After CONV




Figure 4. SDO Data Valid Access After SCK





Overview

The LTC2312-12 is a low noise, high speed, 12-bit successive approximation register (SAR) ADC. The LTC2312-12 operates from a single 3V or 5V supply and provides a low drift (20ppm/°C maximum), internal reference and reference buffer. The internal reference buffer is automatically configured with a 2.048V span in low supply range (2.7V to 3.6V) and with a 4.096V span in the high supply range (4.75V to 5.25V). The LTC2312-12 samples at a 500ksps rate and supports a 20MHz serial data read clock. The LTC2312-12 achieves excellent dynamic performance (72.7dB SINAD, -84dB THD) while dissipating only 15mW from a 5V supply up to the 500ksps conversion rate. The LTC2312-12 outputs the conversion data with no cycle latency onto the SDO pin. The SDO pin output logic levels are supplied by the dedicated OV_{DD} supply pin which has a wide supply range (1.71V to 5.25V) allowing the LTC2312-12 to communicate with 1.8V, 2.5V, 3V or 5V systems. The LTC2312-12 automatically switches to nap mode following the conversion process to save power. The device also provides a sleep power-down mode through serial interface control to reduce power dissipation during long inactive periods.

Serial Interface

The LTC2312-12 communicates with microcontrollers, DSPs and other external circuitry via a 3-wire interface. A rising CONV edge starts the conversion process which is timed via an internal oscillator. Following the conversion process the device automatically switches to nap mode to save power as shown in Figure 7. This feature saves considerable power for the LTC2312-12 operating at lower sampling rates. As shown in Figures 5 and 6, it is recommended to hold SCK static low or high during t_{CONV} . Note that CONV must be held high for the entire minimum conversion time (t_{CONV}). A falling CONV edge enables SDO and outputs the MSB. Subsequent SCK falling edges clock out the remaining data as shown in Figures 5 and 6. Data is serially output MSB first through LSB last, followed by trailing zeros if further SCK falling edges are applied.

Serial Data Output (SDO)

The SDO output is always forced into the high impedance state while CONV is high. The falling edge of CONV enables SDO and also places the sample and hold into sample mode. The A/D conversion result is shifted out on the SDO pin as a serial data stream with the MSB first. The MSB is output on SDO on the falling edge of CONV. Delay t_3 is the data valid access time for the MSB. The following 11 bits of conversion data are shifted out on SDO on the falling edge of SCK. Delay t_4 is the data valid access time for output data shifted out on the falling edge of SCK. There is no data latency. Subsequent falling SCK edges applied after the LSB is output will output zeros indefinitely on the SDO pin.

The output swing on the SDO pin is controlled by the OV_{DD} pin voltage and supports a wide operating range from 1.71V to 5.25V independent of the V_{DD} pin voltage.

Power Considerations

The LTC2312-12 provides two sets of power supply pins: the analog power supply (V_{DD}) and the digital input/output interface power supply (OV_{DD}). The flexible OV_{DD} supply allows the LTC2312-12 to communicate with any digital logic operating between 1.8V and 5V, including 2.5V and 3.3V systems.

Entering Nap/Sleep Mode

Pulsing CONV two times and holding SCK static places the LTC2312-12 into nap mode. Pulsing CONV four times and holding SCK static places the LTC2312-12 into sleep mode. In sleep mode, all bias circuitry is shut down, including the internal bandgap and reference buffer, and only leakage currents remain (0.2μ A typical). Because the reference buffer is externally bypassed with a large capacitor (2.2μ F), the LTC2312-12 requires a significant wait time (1.1ms) to recharge this capacitance before an accurate conversion can be made. In contrast, nap mode does not power down the internal bandgap or reference buffer allowing for a fast wake-up and accurate conversion within one conversion clock cycle. Supply current during nap mode is nominally 2mA.




Figure 5. LTC2312-12 Serial Interface Timing Diagram (SCK Low During t_{CONV})




Figure 6. LTC2312-12 Serial Interface Timing Diagram (SCK High During t_{CONV})




Figure 7. LTC2312-12 Nap Mode Power-Down Following Conversion for $t_{CONV} > t_{CONV-MIN}$



Exiting Nap/Sleep Mode

Waking up the LTC2312-12 from either nap or sleep mode, as shown in Figures 8 and 9, requires SCK to be pulsed one time. A conversion cycle (t_{ACQ}) may be started immediately following nap mode as shown in Figure 8. A period of time allowing the reference voltage to recover must follow waking up from sleep mode as shown in Figure 9. The wait period required before initiating a conversion for the recommended value of C_{REF} of 2.2µF is 1.1ms.

Power Supply Sequencing

The LTC2312-12 does not have any specific power supply sequencing requirements. Care should be taken to observe the maximum voltage relationships described in the Absolute Maximum Ratings section.


Single-Ended Analog Input Drive

The analog input of the LTC2312-12 is easy to drive. The input draws only one small current spike while charging the sample-and-hold capacitor following the falling edge of CONV. During the conversion, the analog input draws only a small leakage current. If the source impedance of the driving circuit is low, then the input of the LTC2312-12 can be driven directly. As the source impedance increases, so will the acquisition time. For minimum acquisition time

with high source impedance, a buffer amplifier should be used. The main requirement is that the amplifier driving the analog input must settle after the small current spike before the next conversion starts. Settling time must be less than $t_{ACQ-MIN}$ (600ns) for full performance at the maximum throughput rate. While choosing an input amplifier, also keep in mind the amount of noise and harmonic distortion the amplifier contributes.

Choosing an Input Amplifier

Choosing an input amplifier is easy if a few requirements are taken into consideration. First, to limit the magnitude of the voltage spike seen by the amplifier from charging the sampling capacitor, choose an amplifier that has a low output impedance ($<50\Omega$) at the closed-loop bandwidth frequency. For example, if an amplifier is used in a gain of 1 and has a unity-gain bandwidth of 50MHz, then the output impedance at 50MHz must be less than 50 Ω . The second requirement is that the closed-loop bandwidth must be greater than 50MHz to ensure adequate small signal settling for full throughput rate. If slower op amps are used, more time for settling can be provided by increasing the time between conversions. The best choice for an op amp to drive the LTC2312-12 will depend on the application. Generally, applications fall into two categories: AC applications where dynamic specifications are most





critical and time domain applications where DC accuracy and settling time are most critical. The following list is a summary of the op amps that are suitable for driving the LTC2312-12. (More detailed information is available on the Linear Technology website at www.linear.com.)

LT6230: 215MHz GBWP, -80dBc Distortion at 1MHz, Unity-Gain Stable, Rail-to-Rail Input and Output, 3.5mA/ Amplifier, $1.1nV/\sqrt{Hz}$.

LT6200: 165MHz GBWP, -85dBc Distortion at 1MHz, Unity-Gain Stable, R-R In and Out, 15mA/Amplifier, 0.95nV/ \sqrt{Hz} .

LT1818/1819: 400MHz GBWP, –85dBc Distortion at 5MHz, Unity-Gain Stable, 9mA/Amplifier, Single/Dual Voltage Mode Operational Amplifier.

Input Drive Circuits

The analog input of the LTC2312-12 is designed to be driven single-ended with respect to GND. A low impedance source can directly drive the high impedance analog input of the LTC2312-12 without gain error. A high impedance source should be buffered to minimize settling time during acquisition and to optimize the distortion performance of the ADC.

For best performance, a buffer amplifier should be used to drive the analog input of the LTC2312-12. The amplifier provides low output impedance to allow for fast settling of the analog signal during the acquisition phase. It also provides isolation between the signal source and the ADC inputs which draw a small current spike during acquisition.

Input Filtering

The noise and distortion of the buffer amplifier and other circuitry must be considered since they add to the ADC noise and distortion. Noisy input circuitry should be filtered prior to the analog inputs to minimize noise. A simple 1-pole RC filter is sufficient for many applications.

Large filter RC time constants slow down the settling at the analog inputs. It is important that the overall RC time constants be short enough to allow the analog inputs to completely settle to >12-bit resolution within the minimum acquisition time ($t_{ACQ-MIN}$) of 600ns.

A simple 1-pole RC filter is sufficient for many applications. For example, Figure 10 shows a recommended singleended buffered drive circuit using the LT1818 in unity gain mode. The 470pF capacitor from AIN to ground and 50Ω source resistor limits the input bandwidth to 7MHz. The 470pF capacitor also acts as a charge reservoir for the input sample-and-hold and isolates the LT1818 from sampling glitch kick-back. The 50 Ω source resistor is used to help stabilize the settling response of the drive amplifier. When choosing values of source resistance and shunt capacitance, the drive amplifier data sheet should be consulted and followed for optimum settling response. If lower input bandwidths are desired, care should be taken to optimize the settling response of the driver amplifier with higher values of shunt capacitance or series resistance. High quality capacitors and resistors should be used in the RC filter since these components can add distortion. NPO/ COG and silver mica type dielectric capacitors have excellent linearity. Carbon surface mount resistors can generate distortion from self heating and from damage that may occur during soldering. Metal film surface mount resistors are much less susceptible to both problems. When high amplitude unwanted signals are close in frequency to the desired signal frequency, a multiple pole filter is required. High external source resistance, combined with external shunt capacitance at Pin 4 will significantly reduce the input bandwidth and may increase the required acquisition time beyond the minimum acquisition time $(t_{ACO-MIN})$ of 600ns.




Figure 10. RC Input Filter

ADC Reference

A low noise, low temperature drift reference is critical to achieving the full data sheet performance of the ADC. The LTC2312-12 provides an excellent internal reference with a guaranteed 20ppm/°C maximum temperature coefficient. For added flexibility, an external reference may also be used.

The high speed, low noise internal reference buffer is used only in the internal reference configuration. The reference 231212fa



buffer must be overdriven in the external reference configuration with a voltage 50mV higher than the nominal reference output voltage in the internal configuration.

Using the Internal Reference

The internal bandgap and reference buffer are active by default when the LTC2312-12 is not in sleep mode. The reference voltage at the REF pin scales automatically with the supply voltage at the V_{DD} pin. The scaling of the reference voltage with supply is shown in Table 2.

Table 2. Reference Voltage vs Supply Range

SUPPLY VOLTAGE (V _{DD})	REF VOLTAGE (V _{REF})
$2.7V < V_{DD} < 3.6V$	2.048V
4.75V < V _{DD} < 5.25V	4.096V

The reference voltage also determines the full-scale analog input range of the LTC2312-12. For example, a 2.048V reference voltage will accommodate an analog input range from 0V to 2.048V. An analog input voltage that goes below 0V will be coded as all zeros and an analog input voltage that exceeds 2.048V will be coded as all ones.

It is recommended that the REF pin be bypassed to ground with a low ESR, 2.2μ F ceramic chip capacitor for optimum performance.

External Reference

An external reference can be used with the LTC2312-12 if better performance is required or to accommodate a larger input voltage span. The only constraints are that the external reference voltage must be 50mV higher than




Figure 11. LTC2312-12 Transfer Function

the internal reference voltage (see Table 2) and must be less than or equal to the supply voltage (or 4.3V for the 5V supply range). For example, a 3.3V external reference may be used with a 3.3V V_{DD} supply voltage to provide a 3.3V analog input voltage span (i.e. 3.3V > 2.048V + 50mV). Or alternatively, a 2.5V reference may be used with a 3V supply voltage to provide a 2.5V input voltage range (i.e. 2.5V > 2.048V + 50mV). The LTC6655-3.3, LTC6655-2.5, available from Linear Technology, may be suitable for many applications requiring a high performance external reference for either 3.3V or 2.5V input spans respectively.

Transfer Function

Figure 11 depicts the transfer function of the LTC2312-12. The code transitions occur midway between successive integer LSB values (i.e. 0.5LSB, 1.5LSB, 2.5LSB... FS-0.5LSB). The output code is straight binary with 1LSB = $V_{\text{REF}}/4096$.

DC Performance

The noise of an ADC can be evaluated in two ways: signalto-noise ratio (SNR) in the frequency domain and histogram in the time domain. The LTC2312-12 excels in both. The noise in the time domain histogram is the transition noise associated with a 12-bit resolution ADC which can be measured with a fixed DC signal applied to the input of the ADC. The resulting output codes are collected over a large number of conversions. The shape of the distribution of codes will give an indication of the magnitude of the transition noise. In Figure 12, the distribution of output codes is shown for a DC input that has been digitized




Figure 12. Histogram for 16384 Conversions





16,384 times. The distribution is Gaussian and the RMS code transition noise is 0.33LSB. This corresponds to a noise level of 73dB relative to a full scale voltage of 4.096V.

Dynamic Performance

The LTC2312-12 has excellent high speed sampling capability. Fast Fourier Transform (FFT) techniques are used to test the ADC's frequency response, distortion and noise at the rated throughput. By applying a low distortion sine wave and analyzing the digital output using an FFT algorithm, the ADC's spectral content can be examined for frequencies outside the applied fundamental. The LTC2312-12 provides guaranteed tested limits for both AC distortion and noise measurements.

Signal-to-Noise and Distortion Ratio (SINAD)

The signal-to-noise and distortion ratio (SINAD) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components at the A/D output. The output is band-limited to frequencies from above DC and below half the sampling frequency. Figure 14 shows the LTC2312-12 maintains a SINAD above 72dB up to an input frequency of 1MHz.

Effective Number of Bits (ENOB)

ENOB = (SINAD - 1.76)/6.02

The effective number of bits (ENOB) is a measurement of the resolution of an ADC and is directly related to SINAD by the equation where ENOB is the effective number of bits of resolution and SINAD is expressed in dB:





Figure 13. 16k Point FFT of the LTC2312-12 at $f_{IN} = 259 kHz$



Signal-to-Noise Ratio (SNR)

The signal-to-noise ratio (SNR) is the ratio between the RMS amplitude of the fundamental input frequency and the RMS amplitude of all other frequency components except the first five harmonics and DC. Figure 13 shows that the LTC2312-12 achieves a typical SNR of 73dB at a 500kHz sampling rate with a 259kHz input frequency.

Total Harmonic Distortion (THD)

Total Harmonic Distortion (THD) is the ratio of the RMS sum of all harmonics of the input signal to the fundamental itself. The out-of-band harmonics alias into the frequency band between DC and half the sampling frequency ($f_{SMPL}/2$). THD is expressed as:

THD=20log
$$\frac{\sqrt{V2^2 + V3^2 + V4^2 + V_N^2}}{V1}$$

where V1 is the RMS amplitude of the fundamental frequency and V2 through V_N are the amplitudes of the second through Nth harmonics. THD versus Input Frequency is shown in the Typical Performance Characteristics section. The LTC2312-12 has excellent distortion performance up to two times the Nyquist frequency.




Figure 14. LTC2312-12 ENOB/SINAD vs f_{IN}

Intermodulation Distortion (IMD)

If the ADC input signal consists of more than one spectral component, the ADC transfer function nonlinearity can produce intermodulation distortion (IMD) in addition to THD. IMD is the change in one sinusoidal input caused by the presence of another sinusoidal input at a different frequency.

If two pure sine waves of frequencies f_a and f_b are applied to the ADC input, nonlinearities in the ADC transfer function can create distortion products at the sum and difference frequencies $m \bullet f_a \pm n \bullet f_b$, where m and n = 0, 1, 2, 3, etc. For example, the 2nd order IMD terms include $(f_a \pm f_b)$. If the two input sine waves are equal in magnitude, the value (in decibels) of the 2nd order IMD products can be expressed by the following formula:

 $\mathsf{IMD}(\mathsf{f}_a \pm \mathsf{f}_b) = 20 \bullet \mathsf{log}[\mathsf{V}_\mathsf{A} \ (\mathsf{f}_a \pm \mathsf{f}_b)/\mathsf{V}_\mathsf{A} \ (\mathsf{f}_a)]$

The LTC2312-12 has excellent IMD, as shown in Figure 15.




Figure 15. LTC2312-12 IMD Plot

Spurious Free Dynamic Range (SFDR)

The spurious free dynamic range is the largest spectral component excluding DC and the input signal. This value is expressed in decibels relative to the RMS value of a full-scale input signal.

Full-Power and -3dB Input Linear Bandwidth

The full-power bandwidth is the input frequency at which the amplitude of the reconstructed fundamental is reduced by 3dB for a full-scale input signal.

The –3dB linear bandwidth is the input frequency at which the SINAD has dropped to 68dB (11 effective bits). The LTC2312-12 has been designed to optimize the input bandwidth, allowing the ADC to under-sample input signals with frequencies above the converter's Nyquist frequency. The noise floor stays very low at high frequencies and SINAD becomes dominated by distortion at frequencies beyond Nyquist.

Recommended Layout

To obtain the best performance from the LTC2312-12 a printed circuit board is required. Layout for the printed circuit board (PCB) should ensure the digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital clocks or signals alongside analog signals or underneath the ADC. Figure 16 through Figure 20 are an example of a recommended PCB layout. A single solid ground plane is used. Bypass capacitors to the supplies are placed as close as possible to the supply pins. Low impedance common returns for these bypass capacitors are essential to the low noise operation of the ADC. The analog input traces are screened by ground. For more details and information refer to DC1563, the evaluation kit for the LTC2312-12.

Bypassing Considerations

High quality tantalum and ceramic bypass capacitors should be used at the V_{DD} , OV_{DD} and REF pins. For optimum performance, a 2.2µF ceramic chip capacitor should be used for the V_{DD} and OV_{DD} pins. The recommended bypassing for the REF pin is also a low ESR, 2.2µF ceramic chip capacitor. The traces connecting the pins and the bypass capacitors must be kept as short as possible and should be made as wide as possible avoiding the use of vias.

All analog circuitry grounds should be terminated at the LTC2312-12. The ground return from the LTC2312-12 to the power supply should be low impedance for noise free operation. Digital circuitry grounds must be connected to the digital supply common.



In applications where the ADC data outputs and control signals are connected to a continuously active microprocessor bus, it is possible to get errors in the conversion results. These errors are due to feed-through from the microprocessor to the successive approximation comparator. The problem can be eliminated by forcing the microprocessor into a "Wait" state during conversion or by using three-state buffers to isolate the ADC data bus.




Figure 16. Top Silkscreen






Figure 18. Layer 2 GND Plane






Figure 19. Layer 3 PWR Plane




Figure 20. Layer 4 Bottom Layer







Figure 21. Partial 1563 Demo Board Schematic





PACKAGE DESCRIPTION

Please refer to http://www.linear.com/designtools/packaging/ for the most recent package drawings.



TS8 Package








REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
А	1/15	Updated Timing Diagrams (Figures 8 and 9)	12



TYPICAL APPLICATION

Low Jitter Clock Timing with RF Sine Generator Using Clock Squaring/Level-Shifting Circuit and Re-Timing Flip-Flop



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
ADCs		
LTC2313-12	12-Bit, 2.5Msps Serial ADC	3V/5V, 14mW/25mW, 20ppm/°C Max Internal Reference, Single-Ended Input, 8-Lead TSOT-23 Package
LTC2315-12	12-Bit, 5Msps Serial ADC	3V/5V, 19mW/32mW, 20ppm/°C Max Internal Reference, Single-Ended, 8-Lead TSOT-23 Package
LTC1403/LTC1403-1	12-Bit, 2.8Msps Serial ADC	3V, 14mW, Unipolar/Bipolar Inputs, MSOP Package
LTC1407/LTC1407-1	12-Bit, 3Msps Simultaneous Sampling ADC	3V, 2-Channel Differential, Unipolar/Bipolar Inputs, 14mW, MSOP Package
LTC2355/LTC2356	12-/14-Bit, 3.5Msps Serial ADC	3.3V Supply, Differential Inputs, 18mW, MSOP Package
LTC2365/LTC2366	12-Bit, 1Msps/3Msps Serial Sampling ADC	3.3V Supply, Single-Ended, 8mW, TSOT-23 Package
Amplifiers		
LT6200/LT6201	Single/Dual Operational Amplifiers	165MHz, 0.95nV/ /Hz
LT6230/LT6231	Single/Dual Operational Amplifiers	215MHz, 3.5mA/Amplifier, 1.1nV/√Hz
LT6236/LT6237	Single/Dual Operational Amplifier with Low Wideband Noise	215MHz, 3.5mA/Amplifier, 1.1nV/√Hz
LT1818/LT1819	Single/Dual Operational Amplifiers	400MHz, 9mA/Amplifier, 6nV/ √Hz
References		
LTC6655-2.5/LTC6655-3.3	Precision Low Drift Low Noise Buffered Reference	2.5V/3.3V, 5ppm/°C, 0.25ppm Peak-to-Peak Noise, MSOP-8 Package
LT1461-3/LT1461-3.3V	Precision Series Voltage Family	0.05% Initial Accuracy, 3ppm Drift



LT 0115 REV A • PRINTED IN USA TECHNOLOGY © LINEAR TECHNOLOGY CORPORATION 2013