
ABSOLUTE MAXIMUM RATINGS

(Note 1)

0.3V to 6V
0.3V to 6V
0.2V to V _{OUT} Max
0.2V to V _{OUT} Max
125mA
Indefinite
40°C to 85°C
-65°C to 125°C
300°C

PACKAGE/ORDER INFORMATION



Lead Free: Add #PBF Lead Free Tape and Reel: Add #TRPBF Lead Free Part Marking: http://www.linear.com/leadfree/

Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The ullet denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^{\circ}C$. $V_{IN} = 5V$, $C_{FLY} = 1 \mu F$, $C_{OUT} = 10 \mu F$ unless otherwise noted.


PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{IN} Operating Voltage (Regulated Output Mode) (LTC1983-3) (LTC1983-5)		•	3.0 5.0		5.5 5.5	V
V _{IN} Minimum Startup Voltage			2.3			٧
V _{OUT} (LTC1983-3)	$V_{IN} \ge 3.3V$, $I_{OUT} \le 25mA$ $V_{IN} \ge 5V$, $I_{OUT} \le 100mA$	•	-2.88 -2.88	-3 -3	-3.12 -3.12	V
V _{OUT} (LTC1983-5)	$V_{IN} \ge 5V$, $V_{IN} -5V \ge I_{OUT} \cdot R_{OUT}$	•	-4.8	-5	-5.2	V
V _{IN} Operating Current	$V_{IN} \le 5.5V$, $I_{OUT} = 0\mu A$, $\overline{SHDN} = V_{IN}$	•		25	60	μА
V _{IN} Operating Current (Open-Loop Mode) (LTC1983-5)	V _{IN} = 3.3V V _{IN} = 4.75V			2.5 4		mA mA
V _{IN} Shutdown Current	$\overline{SHDN} = 0V, V_{IN} \le 5.5V$	•		0.1	1	μА
Output Ripple	$3.3 \le V_{IN} \le 5.5$			60		mV _{P-P}
Open-Loop Output Impedance (LTC1983-3): R _{OUT}	$V_{IN} = 3.3V, V_{OUT} = -3V$			11		Ω
Open-Loop Output Impedance (LTC1983-5): R _{OUT}	V_{IN} = 3.3V, $I_{OUT} \approx 50$ mA V_{IN} = 5V, $I_{OUT} \approx 60$ mA			11 8.5		Ω
Oscillator Frequency	(Non Burst Mode® Operation)			900		kHz
SHDN Input High		•	1.1			V
SHDN Input Low		•			0.3	V
SHDN Input Current	V _{SHDN} = 5.5V	•		2.2	4	μА


Burst Mode is a registered trademark of Linear Technology Corporation. Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LTC1983E-3/LTC1983E-5 are guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.





TYPICAL PERFORMANCE CHARACTERISTICS



























TYPICAL PERFORMANCE CHARACTERISTICS


Burst Mode Input Current vs V_{IN} (LTC1983-3)




 R_{OUT} vs Temperature ($I_{OUT} = 10$ mA)




SHDN Pin Threshold Voltage vs Temperature




SHDN Pin Input Current vs Temperature




 R_{OUT} vs C_{FLY} ($V_{IN} = 5V$)




V_{OUT} Start-Up into 100mA Resistive Load




V_{OUT} Ripple at 100mA Load



V_{OUT} Ripple at 30mA Load



 V_{OUT} Load Step Reponse from $I_{OUT} = 0$ to $I_{OUT} = 100$ mA





PIN FUNCTIONS

 V_{IN} (Pin 1): Charge Pump Input Voltage. May be between 2.3V and 5.5V. V_{IN} should be bypassed with a \geq 4.7 μ F low ESR capacitor as close as possible to the pin for best performance.

V_{OUT} (**Pin 2**): Regulated Output Voltage for the IC. V_{OUT} should be bypassed with a $\geq 4.7 \mu F$ low ESR capacitor as close as possible to the pin for best performance.


 C^+ (Pin 3): Charge Pump Flying Capacitor Positive Terminal. This node is switched between V_{IN} and GND (It is connected to V_{CC} during shutdown).

 C^- (Pin 4): Charge Pump Flying Capacitor Negative Terminal. This node is switched between GND and V_{OUT} (It is connected to GND during shutdown).

GND (Pin 5): Signal and Power Ground for the 6-Pin SOT-23 package. This pin should be tied to a ground plane for best performance.

SHDN (Pin 6): Shutdown. Grounding this pin shuts down the IC. Tie to V_{IN} to enable. This pin should not be pulled above the V_{IN} voltage or below GND.

BLOCK DIAGRAM





The LTC1983-3/LTC1983-5 use a switched capacitor charge pump to invert a positive input voltage to a regulated -3V ±4% (LTC1983-3) or -5 ±4% (LTC1983-5) output voltage. Regulation is achieved by sensing the output voltage through an internal resistor divider and enabling the charge pump when the output voltage droops above the upper trip point of COMP1. When the charge pump is enabled, a 2-phase, nonoverlapping clock controls the charge pump switches. Clock 1 closes the S1 switches which enables the flying capacitor to charge up to the V_{IN} voltage. Clock 2 closes the S2 switches that invert the V_{IN} voltage and connect the bottom plate of C_{FLY} to the output capacitor at V_{OLIT} . This sequence of charging and discharging continues at a free-running frequency of 900kHz (typ) until the output voltage has been pumped down to the lower trip point of COMP1 and the charge pump is disabled. When the charge pump is disabled, the LTC1983 draws only 25µA (typ) from V_{IN} which provides high efficiency at low load conditions.

In shutdown mode, all circuitry is turned off and the part draws less than $1\mu A$ from the V_{IN} supply. V_{OUT} is also disconnected from V_{IN} and C_{FLY} . The SHDN pin has a threshold of approximately $0.7V_{\underline{.}}$ The part enters shutdown when a low is applied to the SHDN pin. The SHDN pin should not be floated; it must be driven with a logic high or low.

Open-Loop Operation

The LTC1983-3/LTC1983-5 inverting charge pumps regulate at –3V/–5V respectively, unless the input voltage is too low or the output current is too high. The equations for output voltage regulation are as follows:

$$V_{IN} - 5.06V > I_{OUT} \cdot R_{OUT} (LTC1983-5)$$

$$V_{IN} - 3.06V > I_{OUT} \cdot R_{OUT} (LTC1983-3)$$

If this condition is not met, then the part will run in open loop mode and act as a low output impedance inverter for which the output voltage will be:

$$V_{OUT} = -[V_{IN} - (I_{OUT} \bullet R_{OUT})]$$

For all R_{OUT} values, check the corresponding curves in the Typical Performance Characteristics section (Note: $C_{FLY} = 1 \mu F$ for all R_{OUT} curves). The R_{OUT} value will be different for different flying caps, as shown in the following equation:

$$R_{OUT} = R_{OUT}(curve) - 1.11\Omega + \left(\frac{1}{f_{OSC} \cdot C_{FLY}}\right)$$

Short-Circuit/Thermal Protection

During short-circuit conditions, the LTC1983 will draw several hundred milliamps from V_{IN} causing a rise in the junction temperature. On-chip thermal shutdown circuitry disables the charge pump once the junction temperature exceeds $\approx\!155^{\circ}\text{C}$, and reenables the charge pump once the junction temperature falls back to $\approx\!145^{\circ}\text{C}$. The LTC1983 will cycle in and out of thermal shutdown indefinitely without latchup or damage until the V_{OUT} short is removed.

Capacitor Selection

For best performance, it is recommended that low ESR capacitors be used for both C_{IN} and C_{OUT} to reduce noise and ripple. The C_{IN} and C_{OUT} capacitors should be either ceramic or tantalum and should be 4.7µF or greater. Aluminum electrolytic are not recommended because of their high equivalent series resistance (ESR). If the source impedance is very low, C_{IN} may not be needed. Increasing the size of C_{OUT} to $10\mu F$ or greater will reduce output voltage ripple. The flying capacitor and C_{OUT} should also have low equivalent series inductance (ESL). The board layout is critical as well for inductance for the same reason (the suggested board layout should be used).

A ceramic capacitor is recommended for the flying capacitor with a value in the range of $0.1\mu F$ to $4.7\mu F$. Note that a large value flying cap (>1 μF) will increase output ripple unless C_{OUT} is also increased. For very low load applications, C1 may be reduced to $0.01\mu F$ to $0.047\mu F$. This will reduce output ripple at the expense of efficiency and maximum output current.



There are many aspects of the capacitors that must be taken into account. First, the temperature stability of the dielectric is a main concern. For ceramic capacitors, a three character code specifies the temperature stability (e.g. X7R, Y5V, etc.). The first two characters represent the temperature range that the capacitor is specified and the third represents the absolute tolerance that the capacitor is specified to over that temperature range. **The** ceramic capacitor used for the flying and output capacitors should be X5R or better. Second, the voltage coefficient of capacitance for the capacitor must be checked and the actual value usually needs to be derated for the operating voltage (the actual value has to be larger than the value needed to take into account the loss of capacitance due to voltage bias across the capacitor). Third, the frequency characteristics need to be taken into account because capacitance goes down as the frequency of oscillation goes up. Typically, the manufacturers have capacitance vs frequency curves for their products. This curve must be referenced to be sure the capacitance will not be too small for the application. Finally, the capacitor ESR and ESL must be low for reasons mentioned in the following section.

Output Ripple

Normal LTC1983 operation produces voltage ripple on the V_{OUT} pin. Output voltage ripple is required for the LTC1983 to regulate. Low frequency ripple exists due to the hysteresis in the sense comparator and propagation delays in the charge pump enable/disable circuits. High frequency ripple is also present mainly due to ESR of the output capacitor. Typical output ripple under maximum load is $60mV_{P-P}$ with a low ESR $10\mu F$ output capacitor. The magnitude of the ripple voltage depends on several factors. High input voltage to negative output voltage differentials $[(V_{IN} + V_{OUT}) > 1V]$ increase the output ripple since more charge is delivered to C_{OUT} per clock cycle. A large flying capacitor $(>1\mu F)$ also increases ripple for the same reason. Large output current load and/or a small output capacitor $(<10\mu F)$

results in higher ripple due to higher output voltage dV/dt. High ESR capacitors (ESR > 0.1 Ω) on the output pin cause high frequency voltage spikes on V_{OUT} with every clock cycle.

There are several ways to reduce the output voltage ripple. A larger C_{OUT} capacitor ($22\mu F$ or greater) will reduce both the low and high frequency ripple due to the lower C_{OUT} charging and discharging dV/dt and the lower ESR typically found with higher value (larger case size) capacitors. A low ESR ceramic output capacitor will minimize the high frequency ripple, but will not reduce the low frequency ripple unless a high capacitance value is chosen. A reasonable compromise is to use a $10\mu F$ to $22\mu F$ tantalum capacitor in parallel with a $1\mu F$ to $4.7\mu F$ ceramic capacitor on V_{OUT} to reduce both the low and high frequency ripple. However, the best solution is to use $10\mu F$ to $22\mu F$, X5R ceramic capacitors which are available in 1206 package sizes. An RC filter may also be used to reduce high frequency voltage spikes (see Figure 1).

In low load or high V_{IN} applications, smaller values for C_{FLY} may be used to reduce output ripple. A smaller flying capacitor (0.01 μ F to 0.047 μ F) delivers less charge per clock cycle to the output capacitor resulting in lower output ripple. However, the smaller value flying caps also reduce the maximum I_{OLT} capability as well as efficiency.





Figure 1. Output Ripple Reduction Techniques

Inrush Currents

During normal operation, V_{IN} will experience current transients in the several hundred milliamp range whenever the charge pump is enabled. During start-up, these inrush currents may approach 1 to 2 amps. For this reason, it is important to minimize the source resistance between the input supply and the V_{IN} pin. Too much source resistance may result in regulation problems or even prevent start-up. One way that this can be avoided (especially when the source impedance can't be lowered due to system constraints) is to use a large V_{IN} capacitor with low ESR right at the V_{IN} pin. If ceramic capacitors are used, you may need to add $1\mu F$ to $10\mu F$ tantalum capacitor in parallel to limit input voltage transients. Input voltage transients will occur if V_{IN} is applied via a switch or a plug. One example of this situation is in USB applications.

Ultralow Quiescent Current Regulated Supply

The LTC1983 contains an internal resistor divider (refer to the Block Diagram) that draws only 1µA (typ for the 3V version) from V_{OLIT} during normal operation. During shutdown, the resistor divider is disconnected from the output and the part draws only leakage current from the output. During no-load conditions, applying a 1Hz to 100Hz, 2% to 5% duty cycle signal to the SHDN pin ensures that the circuit of Figure 2 comes out of shutdown frequently enough to maintain regulation even under low-load conditions. Since the part spends nearly all of its time in shutdown, the no-load quiescent current is essentially zero. However, the part will still be in operation during the time the SHDN pin is high, so the current will not be zero and can be calculated using the following equations to determine the approximate maximum current: $I_{IN(MAX)}$ = [(Time out of shutdown) • (Burst Mode operation quiescent current) + (Normal operating I_{IN}) • (Time output is being charged before the LTC1983 enters Burst Mode operation)]/(Period of SHDN signal). This number will be highly dependent on the amount of board leakage current and how many devices are connected to V_{OUT} (each will draw some leakage current) and must be calculated and verified for each different board design.






Figure 2. Ultralow Quiescent Current Regulated Supply

The LTC1983 must be out of shutdown for a minimum duration of 200 us to allow enough time to sense the output and keep it in regulation. A 1Hz, 2% duty cycle signal will keep V_{OUT} in regulation under no-load conditions. Even though the term no-load is used, there will always be board leakage current and leakage current drawn by anything connected to V_{OLIT}. This is why it is necessary to wake the part up every once in a while to verify regulation. As the V_{OLIT} load current increases, the frequency with which the part is taken out of shutdown must also be increased to prevent V_{OUT} from drooping below the -2.88V (for the 3V version) during the OFF phase (see Figure 3). A 100Hz, 2% duty cycle signal on the SHDN pin ensures proper regulation with load currents as high as 100µA. When load current greater than 100µA is needed, the SHDN pin must be forced high as in normal operation.

Each time the LTC1983 comes out of shutdown, the part delivers a minimum of one clock cycle worth of charge to the output. Under high V_{IN} (>4V) and/or low I_{OUT} (<10 μ A) conditions, this behavior may cause a net excess of charge to be delivered to the output capacitor if a high frequency signal is used on the SHDN pin (e.g., 50Hz to 100Hz). Under such conditions, V_{OUT} will slowly drift positive and may even go out of regulation. To avoid this potential

LINEAR

problem in the low I_Q mode, it is necessary to switch the part in and out of shutdown at the minimum allowable frequency (refer to Figure 3) for a given output load.

General Layout Considerations

Due to the high switching frequency and high transient currents produced by the LTC1983, careful board layout is a must. A clean board layout using a ground plane and short connections to all capacitors will improve performance and ensure proper regulation under all conditions (refer to Figures 4a and 4b). You will not get advertised performance with careless layout.




Figure 3




Figure 4a. Recommended Component Placement for a Single Layer Board





Figure 4b. Recommended Component Placement for a Double Layer Board




TYPICAL APPLICATIONS

2.5V to -2.5V DC/DC Converter




100mA Inverting DC/DC Converter



PACKAGE DESCRIPTION

S6 Package 6-Lead Plastic SOT-23

(Reference LTC DWG # 05-08-1636)




- 1. DIMENSIONS ARE IN MILLIMETERS
 2. DRAWING NOT TO SCALE
- 3. DIMENSIONS ARE INCLUSIVE OF PLATING
- 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
- 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. JEDEC PACKAGE REFERENCE IS MO-193



TYPICAL APPLICATION

Combined Unregulated Doubler and Regulated Inverter



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS	
LTC1261	Switched-Capacitor Regulated Voltage Inverter	Selectable Fixed Output Voltages	
LTC1261L	Switched-Capacitor Regulated Voltage Inverter	Adjustable and Fixed Output Voltages, Up to 20mA I _{OUT} , MSOP	
LTC1429	Clock-Synchronized Switched-Capacitor Voltage Inverter	Synchronizable Up to 2MHz System Clock	
LTC1514/LTC1515	Step-Up/Step-Down Switched-Capacitor DC/DC Converters	s V _{IN} 2V to 10V, Adjustable or Fixed V _{OUT} , I _{OUT} to 50mA	
LTC1516	Micropower Regulated 5V Charge Pump DC/DC Converter	$I_{OUT} = 20 \text{mA} (V_{IN} \ge 2V), I_{OUT} = 50 \text{mA} (V_{IN} \ge 3V)$	
LTC1522	Micropower Regulated 5V Charge Pump DC/DC Converter	$I_{OUT} = 10 \text{mA} \ (V_{IN} \ge 2.7 \text{V}), \ I_{OUT} = 20 \text{mA} \ (V_{IN} \ge 3 \text{V})$	
LTC1550L/LTC1551L	Low Noise, Switched-Capacitor Regulated Voltage Inverters	ers 900kHz Charge Pump, 1mV _{P-P} Ripple	
LT1611	1.4MHz Inverting Mode Switching Regulator	-5V at 150mA from a 5V Input, 5-Lead ThinSOT	
LT1617/LT1617-1	Micropower, Switched-Capacitor Voltage Inverter	V _{IN} 1.2V/1V to 15V; 350mA/100mA Current Limit	
LTC1682/-3.3/-5	Doubler Charge Pumps with Low Noise LDO	MS8 and SO-8 Packages, I _{OUT} = 80mA, Output Noise = 60μV _{RMS}	
LTC1751/-3.3/-5	Doubler Charge Pumps	V _{OUT} =5V at 100mA; V _{OUT} =3.3V at 80mA; ADJ; MSOP Packages	
LTC1754/-3.3/-5	Doubler Charge Pumps with Shutdown	ThinSOT Package; I _Q = 13µA; I _{OUT} = 50mA	
LTC1928-5	Doubler Charge Pump with Low Noise LDO	ThinSOT Output Noise = $60\mu V_{RMS}$; V_{OUT} = 5V; V_{IN} = 2.7V to 4V	
LTC3200	Constant Frequency Doubler Charge Pump	Low Noise, 5V Output or Adjustable	