
### **ABSOLUTE MAXIMUM RATINGS**

(Note	1)
-------	----

Supply Voltages: 5V <sub>IN</sub> , 3V <sub>IN</sub>
Input Voltages: (Pins 15, 16)0.3V to 10V
Output Voltages: (Pins 1, 3, 4)0.3V to 10V
Analog Voltages and Currents:
(Pin 9) –0.3V to (3V <sub>IN</sub> + 0.3V)
(Pins 2, 5, 7, 11, 13, 14) –0.3V to (5V <sub>IN</sub> + 0.3V)
(Pin 10) ±20mA
Operating Temperature Range:
LTC1646C 0°C to 70°C
LTC1646I–40°C to 85°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

### PACKAGE/ORDER INFORMATION



# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>5VIN</sub> = 5V and V<sub>3VIN</sub> = 3.3V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
I <sub>DD</sub>	V <sub>5VIN</sub> Supply Current	$OFF/\overline{ON} = 0V$	•		1.5	4	mA
V <sub>LKO</sub>	Undervoltage Lockout	5V <sub>IN</sub> 3V <sub>IN</sub>	•	2.3 2.3	2.50 2.55	2.7 2.7	V V
V <sub>FB</sub>	Foldback Current Limit Voltage		•	15 50 15 50	20 55 20 55	30 65 30 65	mV mV mV mV
V <sub>CB</sub>	Circuit Breaker Trip Voltage	$V_{CB} = (V_{5VIN} - V_{5VSENSE}), V_{5VOUT} = 5V, TIMER Open$ $V_{CB} = (V_{3VIN} - V_{3VSENSE}), V_{3VOUT} = 3.3V, TIMER Open$	•	50 50	56 56	65 65	mV mV
t <sub>OC</sub>	Overcurrent Fault Response Time	$(V_{5VIN} - V_{5VSENSE}) = 100mV$ , TIMER Open $(V_{3VIN} - V_{3VSENSE}) = 100mV$ , TIMER Open	•	10 10	21 21	30 30	μs μs
t <sub>SS</sub>	Short-Circuit Fault Response Time	$(V_{5VIN} - V_{5VSENSE}) = 200mV$ , TIMER Open $(V_{3VIN} - V_{3VSENSE}) = 200mV$ , TIMER Open	•		0.145 0.145	1 1	μs μs
I <sub>CP</sub>	GATE Pin Output Current	$\begin{array}{l} \text{OFF}/\overline{\text{ON}} = \text{OV}, \ \text{V}_{\text{GATE}} = \text{OV}, \ \text{TIMER} = \text{OV} \\ \text{OFF}/\overline{\text{ON}} = \text{SV}, \ \text{V}_{\text{GATE}} = \text{SV}, \ \overline{\text{TIMER}} = \text{OV} \\ \text{OFF}/\text{ON} = \text{OV}, \ \text{V}_{\text{GATE}} = \text{SV}, \ \overline{\text{FAULT}} = \text{OV}, \ \text{TIMER} \ \text{Open} \end{array}$	•	-18 80 4	-13 200 7	-8 300 12	μA μA mA
V <sub>GATE</sub>	External Gate Voltage (GATE to GND)	$OFF/\overline{ON} = 0V, I_{GATE} = -1\mu A$ $OFF/\overline{ON} = 0V, V_{5VIN} = 3.3V, I_{GATE} = -1\mu A$	•	12 11	15 13	16 15	V V
V <sub>TH</sub>	Power Good Threshold Voltage	ЗV <sub>OUT</sub> 5V <sub>OUT</sub>	•	2.8 4.5	2.9 4.65	3.0 4.75	V V
V <sub>3VONLY</sub>	No 5V Input Mode Window Voltage	$V_{3VONLY} =  V_{5VIN} - V_{3VIN} , V_{5VOUT} = V_{3VOUT} = 3.3V$	•	50	120	200	mV
V <sub>IL</sub>	Input Low Voltage	OFF/ON, RESETIN, FAULT	•			0.8	V




**ELECTRICAL CHARACTERISTICS** The  $\bullet$  denotes the specifications which apply over the full operating temperature range, otherwise specifications are at T<sub>A</sub> = 25°C. V<sub>5VIN</sub> = 5V and V<sub>3VIN</sub> = 3.3V unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	ТҮР	MAX	UNITS
V <sub>IH</sub>	Input High Voltage	OFF/ON, RESETIN, FAULT	•	2			V
V <sub>TIMER</sub>	TIMER Threshold Voltage	V <sub>TIMER</sub> , FAULT = 0V	•	1.15	1.25	1.35	V
I <sub>IN</sub>	OFF/ON Input Current	$OFF/\overline{ON} = 5V$ $OFF/\overline{ON} = 0V$	•		±0.08 ±0.08	±10 ±10	μA μA
	RESETIN Input Current	RESETIN = 5V RESETIN = 0V	•		±0.08 ±0.08	±10 ±10	μA μA
	5V <sub>SENSE</sub> Input Current	$5V_{SENSE} = 5V, 5V_{OUT} = 0V$	•		66	100	μA
	3V <sub>SENSE</sub> Input Current	3V <sub>SENSE</sub> = 3.3V, 3V <sub>OUT</sub> = 0V	•		66	100	μA
	3V <sub>IN</sub> Input Current	3V <sub>IN</sub> = 3.3V	•		460	1000	μA
	5V <sub>OUT</sub> Input Current	$5V_{OUT} = 5V, OFF/\overline{ON} = 0V$	•		0.9	1.5	mA
	3V <sub>OUT</sub> Input Current	$3V_{OUT} = 3.3V, OFF/\overline{ON} = 0V$	•		0.9	1.5	mA
I <sub>TIMER</sub>	TIMER Pin Current	$OFF/\overline{ON} = 0V, V_{TIMER} = 0V$ $OFF/\overline{ON} = 5V, V_{TIMER} = 5V$	•	-7	-5 6.6	-3	μA mA
R <sub>DIS</sub>	5V <sub>OUT</sub> Discharge Impedance 3V <sub>OUT</sub> Discharge Impedance	$OFF/\overline{ON} = 5V$ $OFF/\overline{ON} = 5V$	•		120 120	220 220	Ω Ω
V <sub>OL</sub>	Output Low Voltage	FAULT, PWRGD, RESETOUT, I = 2mA	•		0.25	0.4	V
V <sub>PXG</sub>	PRECHARGE Reference Voltage	$V_{PRECHARGE}$ , $V_{5VIN}$ = 5V and 3.3V	•	0.90	1.00	1.10	V

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to ground unless otherwise specified.

### **TYPICAL PERFORMANCE CHARACTERISTICS**





### **TYPICAL PERFORMANCE CHARACTERISTICS**




1646 G15


### **TYPICAL PERFORMANCE CHARACTERISTICS**

15.5

15.0


 $I = -1\mu A$ 





**Gate Voltage vs Temperature** 


5V<sub>IN</sub> = 5V




**Power Good Threshold Voltage vs** 




Power Good Threshold Voltage vs Temperature (5V<sub>OUT</sub>)




3V<sub>SENSE</sub> Input Current vs Temperature




Timer Threshold Voltage vs Temperature




5V<sub>SENSE</sub> Input Current vs Temperature




 $3V_{\text{IN}}$  Input Current vs Temperature



#### Timer Current vs Temperature



### **TYPICAL PERFORMANCE CHARACTERISTICS**



### PIN FUNCTIONS

**RESETOUT (Pin 1):** Open Drain Digital Output. Connect the CPCI LOCAL\_PCI\_RST# signal to the RESETOUT pin. RESETOUT is the logical combination of RESETIN and PWRGD (see Table 4).

**TIMER (Pin 2):** Current Fault Inhibit Timing Input. Connect a capacitor from TIMER to GND. With the chip turned off, the TIMER pin is internally held at GND. When the chip is turned on, a  $5\mu$ A pull-up current source is connected to TIMER. Current limit and voltage compliance faults will be ignored until the voltage at the TIMER pin is greater than 1.25V.

**FAULT (Pin 3):** Open Drain Digital I/O. FAULT is pulled low when a current limit fault is detected. Faults are ignored while the voltage at the TIMER pin is less than 1.25V. Once the TIMER cycle is complete, FAULT will pull low and the chip will latch off in the event of an overcurrent fault. The chip will remain latched in the off state until the OFF/ON pin is cycled high then low or the power is cycled.

Forcing the FAULT pin low with an external pull-down will cause the chip to be latched into the off state after a  $21\mu s$  deglitching time.

**PWRGD** (Pin 4) :Open Drain Power Good Digital Output. Connect the CPCI HEALTHY# signal to the PWRGD pin. PWRGD remains low while  $V_{3VOUT} \ge 2.9V$  and  $V_{5VOUT} \ge 4.65V$ . When either of the supplies falls below its power good threshold voltage, PWRGD will go high after a 50µs deglitching time.

**5V<sub>OUT</sub> (Pin 5):** 5V Output Sense. The PWRGD pin will not pull low until the  $5V_{OUT}$  pin voltage exceeds 4.65V. If no 5V input supply is available, tie the  $5V_{OUT}$  pin to the  $3V_{OUT}$  pin in order to disable the  $5V_{OUT}$  power good function.

#### GND (Pin 6): Chip Ground

 $3V_{OUT}$  (Pin 7): 3.3V Output Sense. The PWRGD pin will not pull low until the  $3V_{OUT}$  pin voltage exceeds 2.90V. If no 3.3V input supply is available, tie the  $3V_{OUT}$  pin to the  $5V_{OUT}$  pin.

 $3V_{IN}$  (Pin 8): 3.3V Supply Sense Input. An undervoltage lockout circuit prevents the switches from turning on when the voltage at the  $3V_{IN}$  pin is less than 2.5V. If no 3.3V input supply is available, connect a diode between  $5V_{IN}$  and  $3V_{IN}$  (tie anode to  $5V_{IN}$  and cathode to  $3V_{IN}$ ). See Figure 11.



### PIN FUNCTIONS

 $3V_{SENSE}$  (Pin 9): 3.3V Current Limit Set. With a sense resistor placed in the supply path between  $3V_{IN}$  and  $3V_{SENSE}$ , the GATE pin voltage will be adjusted to maintain a constant voltage across the sense resistor and a constant current through the switch while the TIMER pin voltage is less than 1.25V. A foldback feature makes the current limit decrease as the voltage at the  $3V_{OUT}$  pin approaches GND.

When the TIMER pin voltage exceeds 1.25V, the circuit breaker function is enabled. If the voltage across the sense resistor exceeds 56mV, the circuit breaker is tripped after a 21 $\mu$ s time delay. In the event the sense resistor voltage exceeds 150mV, the circuit breaker trips immediately and the chip latches off. To disable the 3.3V current limit,  $3V_{SENSE}$  and  $3V_{IN}$  can be shorted together.

**GATE (Pin 10):** High Side Gate Drive for the External 3.3V and 5V N-Channel pass transistors. Requires an external series RC network for the current limit loop compensation and setting the minimum ramp-up rate. During power-up, the slope of the voltage rise at the GATE is set by the  $13\mu$ A current source connected to the internal charge pump and the external capacitor connected to GND or by the 3.3V or 5V current limit and the bulk capacitance on the  $3V_{OUT}$  or  $5V_{OUT}$  supply lines. During power-down, the slope of the ramp down voltage is set by the  $200\mu$ A current source connected to GND and the external GATE capacitor.

The voltage at the GATE pin will be modulated to maintain a constant current when either the 3V or 5V supplies go into current limit while the TIMER pin voltage is less than 1.25V. If a current fault occurs after the TIMER pin voltage exceeds 1.25V, the GATE pin is immediately pulled to GND.

**5V**<sub>SENSE</sub> (Pin 11): 5V Current Limit Set. With a sense resistor placed in the supply path between  $5V_{IN}$  and  $5V_{SENSE}$ , the GATE pin voltage will be adjusted to maintain a constant voltage across the sense resistor and a constant current through the switch while the TIMER pin voltage is less than 1.25V. A foldback feature makes the current limit decrease as the voltage at the  $5V_{OUT}$  pin approaches GND.

When the TIMER pin voltage is greater than 1.25V, the circuit breaker function is enabled. If the voltage across the sense resistor exceeds 56mV but is less than 150mV, the circuit breaker is tripped after a 21 $\mu$ s time delay. In the event the sense resistor voltage exceeds 150mV, the circuit breaker trips immediately and the chip latches off. To disable the 5V current limit, short 5V<sub>SENSE</sub> and 5V<sub>IN</sub> together.

 $5V_{\rm IN}$  (Pin 12): 5V Supply Sense Input. An undervoltage lockout circuit prevents the GATE pin voltage from ramping up when the voltage at the  $5V_{\rm IN}$  pin is less than 2.5V. If no 5V input supply is available, tie the  $5V_{\rm IN}$  pin to the  $3V_{\rm IN}$  pin.

**PRECHARGE (Pin 13):** Precharge Monitor Input. An onchip error amplifier with a 1V reference servos the DRIVE pin voltage to keep the precharge node at 1V. If the precharge function is not being used, tie the PRECHARGE pin to GND.

**DRIVE (Pin 14):** Precharge Base Drive Output. Provides base drive for an external NPN emitter-follower which in turn biases the PRECHARGE node. If the precharge function is not being used, allow the DRIVE pin to float.

**OFF/ON (Pin 15):** Digital Input. Connect the CPCI BD\_SEL# signal to the OFF/ON pin. When the OFF/ON pin is pulled low, the GATE pin is pulled high by a  $13\mu$ A current source. When the OFF/ON pin is pulled high the GATE pin will be pulled to ground by a 200 $\mu$ A current source.

The OFF/ $\overline{ON}$  pin is also used to reset the electronic circuit breaker. If the OFF/ $\overline{ON}$  pin is cycled high and low following the trip of the circuit breaker, the circuit breaker is reset, and a normal power-up sequence will occur.


**RESETIN** (Pin 16): Digital Input. Connect the CPCI PCI\_RST# signal to the RESETIN pin. Pulling RESETIN low will cause the RESETOUT pin to pull low.



### **TEST DIAGRAM**


#### V<sub>3VONLY</sub> No 5V Input Mode Window Voltage






### TIMING DIAGRAMS






#### t<sub>SC</sub> Short-Circuit Fault Detect





### **BLOCK DIAGRAM**



### **APPLICATIONS INFORMATION**

#### **Hot Circuit Insertion**

When a circuit board is inserted into a live CompactPCI (CPCI) slot, the supply bypass capacitors on the board can draw huge supply transient currents from the CPCI power bus as they charge up. The transient currents can cause glitches on the power bus, causing other boards in the system to reset.

The LTC1646 is designed to turn a board's supply voltages on and off in a controlled manner, allowing the board to be safely inserted or removed from a live CPCI slot without glitching the system power supplies. The chip also protects the supplies from shorts, precharges the bus I/O pins during insertion and extraction and monitors the supply voltages. The LTC1646 is specifically designed for CPCI applications where the chip resides on the plug-in board.

#### LTC1646 Feature Summary

- 1. Allows safe board insertion and removal from a CPCI backplane.
- 2. Controls 5V and 3.3V CPCI supplies.
- 3. Current limit during power-up: the supplies are allowed to power up in current limit. This allows the chip to power up boards with widely varying capacitive loads without tripping the circuit breaker. The maximum allowable power-up time is programmable using the TIMER pin and an external capacitor.



- 4. Programmable foldback current limit: a programmable analog current limit with a value that depends on the output voltage. If the output is shorted to ground, the current limit drops to keep power dissipation and supply glitches to a minimum.
- 5. Dual-level, programmable 5V and 3.3V circuit breakers: this feature is enabled when the TIMER pin voltage exceeds 1.25V. If either supply exceeds current limit for more than 21µs, the circuit breaker will trip, the supplies will be turned off, and the FAULT pin is pulled low. In the event that either supply exceeds three times the set current limit, all supplies will be turned off and the FAULT pin is pin is pulled low without delay.
- 6. 15V high side drive for external 3.3V and 5V N-channel MOSFETs.
- 7. PWRGD output: monitors the voltage status of the supply voltages.
- 8. PCI\_RST# combined on-chip with HEALTHY# to create LOCAL\_PCI\_RST# output. If HEALTHY# deasserts, LOCAL\_PCI\_RST# is asserted independent of PCI\_RST#.
- 9. Precharge output: on-chip reference and amplifier provide 1V for biasing bus I/O connector pins during CPCI card insertion and extraction.
- 10. Space saving 16-pin SSOP package.

#### **PCI** Power Requirements

CPCI systems may require up to four power rails: 5V, 3.3V, 12V and –12V. The LTC1646 is designed for CPCI applications which only use the 5V and/or 3.3V supplies. The tolerance of the supplies as measured at the components on the plug-in card is summarized in Table 1.

SUPPLY	TOLERANCE	CAPACITIVE LOAD
5V	5V ±5%	< 3000µF
3.3V	$3.3V \pm 0.3V$	< 3000µF

#### Power-Up Sequence

The LTC1646 is specifically designed for hot swapping CPCI boards. The typical application is shown in Figure 1.

The main 3.3V and 5V inputs to the LTC1646 come from the medium length power pins. The long 3.3V, 5V connector pins are shorted to the medium length 5V and 3.3V connector pins on the CPCI plug-in card and provide early power for the LTC1646's precharge circuitry, the V(I/O) pull-up resistors and the PCI bridge chip. The BD\_SEL# signal is connected to the OFF/ON pin while the PWRGD pin is connected to the HEALTHY# signal. The HEALTHY# signal is combined with the PCI\_RST# signal on-chip to generate the LOCAL\_PCI\_RST# signal which is available at the RESETOUT pin.

The power supplies are controlled by placing external N-channel pass transistors in the 3.3V and 5V power paths.

Resistors R1 and R2 provide current fault detection and R5 and C1 provide current control loop compensation. Resistors R3 and R4 prevent high frequency oscillations in Q1 and Q2.

When the CPCI card is inserted, the long 5V and 3.3V connector pins and GND pins make contact first. The LTC1646's precharge circuit biases the bus I/O pins to 1V during this stage of the insertion (Figure 2). The 5V and 3.3V medium length pins make contact during the next stage of insertion, but the slot power is disabled as long as the OFF/ON pin is pulled high by the 1.2k pull-up resistor to V(I/O). During the final stage of board insertion, the BD\_SEL# short connector pin makes contact and the OFF/ON pin can be pulled low. This enables the pass transistors to turn on and a 5 $\mu$ A current source is connected to the TIMER pin.


The current in each pass transistor increases until it reaches the current limit for each supply. The 5V and 3.3V supplies are then allowed to power up based on one of the following power-up rates:

$$\frac{dV}{dt} = \frac{13\mu A}{C1}, \text{ or } = \frac{I_{\text{LIMIT}(5V)}}{C_{\text{LOAD}(5V\text{OUT})}}, \text{ or } = \frac{I_{\text{LIMIT}(3V)}}{C_{\text{LOAD}(3V\text{OUT})}} (1)$$

whichever is slower.

Current limit faults are ignored while the TIMER pin voltage is ramping up and is less than 1.25V. Once both supply voltages are within tolerance, HEALTHY# will pull low and LOCAL\_PCI\_RST# is free to follow PCI\_RST#.







#### Power-Down Sequence

When BD\_SEL# is pulled high, a power-down sequence begins (Figure 3).

Internal switches are connected to each of the output supply voltage pins to discharge the bypass capacitors to ground. The TIMER pin (Pin 2) is immediately pulled low. The GATE pin (Pin 10) is pulled down by a 200µA current source to prevent the load currents on the 3.3V and 5V supplies from going to zero instantaneously in order to prevent glitching the power supply voltages. When either of the output voltages dips below its threshold, HEALTHY# pulls high and LOCAL\_PCI\_RST# will be asserted low.

Once the power-down sequence is complete, the CPCI card may be removed from the slot. During extraction, the precharge circuit will continue to bias the bus I/O pins at 1V until the 5V and 3.3V long connector pin connections are separated.

#### Timer

During a power-up sequence, a  $5\mu$ A current source is connected to the TIMER pin and current limit faults are ignored until the voltage exceeds 1.25V. This feature




Figure 3. Normal Power-Down Sequence

allows the chip to power up CPCI boards with widely varying capacitive loads on the supplies. The power-up time for either of the two outputs is given by:

$$t_{ON} (XV_{OUT}) = 2 \bullet \frac{C_{LOAD(XVOUT)} \bullet XV_{OUT}}{I_{LIMIT(XVOUT)} - I_{LOAD(XVOUT)}}$$
(2)

Where  $XV_{OUT} = 5V_{OUT}$  or  $3V_{OUT}$ . For example, for  $C_{LOAD}(5V_{OUT}) = 2000\mu$ F,  $I_{LIMIT} = 7A$ , and  $I_{LOAD} = 5A$ , the  $5V_{OUT}$  turn-on time will be ~10ms. By substituting the variables in Equation 2 with the appropriate values, the turn-on time for the  $3V_{OUT}$  output can also be calculated. The timer period should be set longer than the maximum supply turn-on time but short enough to not exceed the maximum safe operating area of the pass transistor during a short-circuit. The timer period for the LTC1646 is given by:

$$t_{\text{TIMER}} = \frac{C_{\text{TIMER}} \bullet 1.25V}{5\mu A}$$
(3)

As a design aid, the timer period as a function of the timing capacitor using standard values from  $0.01\mu F$  to  $1\mu F$  is shown in Table 2.



Table 2. t<sub>TIMER</sub> vs C<sub>TIMER</sub>


CTIMER	t <sub>TIMER</sub>	CTIMER	t <sub>TIMER</sub>
0.01µF	2.5ms	0.22µF	55ms
0.022µF	5.5ms	0.33µF	82.5ms
0.033µF	8.25ms	0.47µF	118ms
0.047µF	11.8ms	0.68µF	170ms
0.068µF	17ms	0.82µF	205ms
0.082µF	20.5ms	1μF	250ms
0.1µF	25ms		

The TIMER pin is immediately pulled low when BD\_SEL# goes high.

#### Short-Circuit Protection

During a normal power-up sequence, if the TIMER pin is done ramping and a supply is still in current limit, all of the pass transistors will be immediately turned off and FAULT (Pin 3) will be pulled low as shown in Figure 4.

In order to prevent excessive power dissipation in the pass transistors and to prevent voltage spikes on the supplies during short-circuit conditions, the current limit on each supply is designed to be a function of the output voltage. As the output voltage drops, the current limit decreases.





Unlike a traditional circuit breaker function where huge currents can flow before the breaker trips, the current foldback feature assures that the supply current will be kept at a safe level and prevents voltage glitches at the input supply when powering up into a short circuit.

After power-up (TIMER pin voltage >1.25V), the 5V and 3.3V supplies are protected from overcurrent and shortcircuit conditions by dual-level circuit breakers. If the sense resistor voltage of either supply current exceeds 56mV but is less than 150mV, an internal timer is started. If the supply is still overcurrent after 21 $\mu$ s, the circuit breaker trips and both supplies are turned off (Figure 5).




Figure 5. Overcurrent Fault on 5V

If a short-circuit occurs and the sense resistor voltage of either supply current exceeds 150mV, the circuit breakers trip without delay and the chip latches off (Figure 6). The chip will stay in the latched-off state until OFF/ $\overline{ON}$  (Pin 15) is cycled high then low, or the 5V<sub>IN</sub> (Pin 12) power supply is cycled.

The current limit and the foldback current level for the 5V and 3.3V outputs are both a function of the external sense resistor (R1 for  $3V_{OUT}$  and R2 for  $5V_{OUT}$ , see Figure 1). As shown in Figure 1, a sense resistor is connected between 16464a






Figure 6. Short-Circuit Fault on 5V

 $5V_{IN}$  (Pin 12) and  $5V_{SENSE}$  (Pin 11) for the 5V supply. For the 3.3V supply, a sense resistor is connected between  $3V_{IN}$  (Pin 8) and  $3V_{SENSE}$  (Pin 9). The current limit and the current foldback current level are given by Equations 4 and 5:

$$I_{\text{LIMIT}(\text{XVOUT})} = \frac{55\text{mV}}{\text{Rsense}(\text{XVOUT})}$$
(4)

(5)

$$I_{\text{FOLDBACK}(XVOUT)} = \frac{20\text{mV}}{\text{R}_{\text{SENSE}(XVOUT)}}$$

where  $XV_{OUT} = 5V_{OUT}$  or  $3V_{OUT}$ .

As a design aid, the current limit and foldback level for commonly used values for  ${\sf R}_{{\sf SENSE}}$  is shown in Table 3.

	TUDIO O. ILIMIT(XVUUT) and FOLDBACK(XVUUT) VO TISENSE					
R <sub>SENSE</sub> (Ω)	I <sub>LIMIT(XVOUT)</sub>	IFOLDBACK(XVOUT)				
0.005	11A	4A				
0.006	9.2A	3.3A				
0.007	7.9A	2.9A				
0.008	6.9A	2.5A				
0.009	6.1A	2.2A				
0.01	5.5A	2A				

Table 3.  $I_{LIMIT(XVOUT)}$  and  $I_{FOLDBACK(XVOUT)}$  vs  $R_{SENSE}$ 

#### where $XV_{OUT} = 3V_{OUT}$ or $5V_{OUT}$ .



#### $Calculating \ R_{SENSE}$

An equivalent circuit for one of the LTC1646's circuit breakers useful in calculating the value of the sense resistor is shown in Figure 7. To determine the most appropriate value for the sense resistor first requires the maximum current required by the load under worst-case conditions.




Figure 7. Circuit Breaker Equivalent Circuit for Calculating R<sub>SENSE</sub>

Two other parameters affect the value of the sense resistor. First is the tolerance of the LTC1646's circuit breaker threshold. The LTC1646's nominal circuit breaker threshold is  $V_{CB(NOM)} = 56$ mV; however, it exhibits a -6mV/+9mV tolerance due to process variations. Second is the tolerance (RTOL) in the sense resistor. Sense resistors are available in RTOLs of  $\pm 1\%$ ,  $\pm 2\%$  and  $\pm 5\%$  and exhibit temperature coefficients of resistance (TCRs) between  $\pm 75$ ppm/°C and  $\pm 100$ ppm/°C. How the sense resistor changes as a function of temperature depends on the I<sup>2</sup>R power being dissipated by it.

The first step in calculating the value of  $R_{SENSE}$  is based on  $I_{TRIP(MAX)}$  and the lower limit for the circuit breaker threshold,  $V_{CB(MIN)}$ . The maximum value for  $R_{SENSE}$  in this case is expressed by Equation 6:

$$R_{SENSE(MAX)} = \frac{V_{CB(MIN)}}{I_{TRIP(MAX)}}$$
(6)

The second step is to determine the nominal value of the sense resistor which is dependent on its tolerance

(RTOL =  $\pm 1\%$ ,  $\pm 2\%$  or  $\pm 5\%$ ) and standard sense resistor values. Equation 7 can be used to calculate the nominal value from the maximum value found by Equation 6:

$$R_{\text{SENSE(NOM)}} = \frac{R_{\text{SENSE(MAX)}}}{1 + \left(\frac{\text{RTOL}}{100}\right)}$$
(7)

Often, the result of Equation 7 may not yield a standard sense resistor value. In this case, two sense resistors with the same RTOL can be connected in parallel to yield  $R_{SENSE(NOM)}$ .

The last step requires calculating a new value for  $I_{TRIP(MAX)}(I_{TRIP(MAX, NEW)})$  based on a minimum value for  $R_{SENSE}$  ( $R_{SENSE(MIN)}$ ) and the upper limit for the circuit breaker threshold,  $V_{CB(MAX)}$ . Should the calculated value for  $I_{TRIP(MAX, NEW)}$  be much greater than the design value for  $I_{TRIP(MAX)}$ , a larger sense resistor value should be selected and the process repeated. The new value for  $I_{TRIP(MAX, NEW)}$  is given by Equation 8:

$$I_{\text{TRIP}(\text{MAX},\text{NEW})} = \frac{V_{\text{CB}(\text{MAX})}}{R_{\text{SENSE}(\text{MIN})}}$$
(8)  
where  $R_{\text{SENSE}(\text{MIN})} = R_{\text{SENSE}(\text{NOM})} \bullet \left[ 1 - \left( \frac{\text{RTOL}}{100} \right) \right]$ 


*Example*: A 5V supply exhibits a nominal 5A load with a maximum load current of 6.8A ( $I_{LOAD}(MAX) = 6.8A$ ), and sense resistors with ±5% RTOL will be used. According to Equation 6,  $V_{CB}(MIN) = 50$ mV and  $R_{SENSE}(MAX)$  is given by:

$$\mathsf{R}_{\mathsf{SENSE(MAX)}} = \frac{\mathsf{V}_{\mathsf{CB(MIN)}}}{\mathsf{I}_{\mathsf{TRIP}(\mathsf{MAX})}} = \frac{50\mathsf{mV}}{6.8\mathsf{A}} = 0.0074\Omega$$

The nominal sense resistor value is (Equation 7):

$$\mathsf{R}_{\mathsf{SENSE(NOM)}} = \frac{\mathsf{R}_{\mathsf{SENSE(MAX)}}}{1 + \left(\frac{\mathsf{RTOL}}{100}\right)} = \frac{0.0074\Omega}{1 + \left(\frac{5}{100}\right)} = 0.007\Omega$$

And the new current-limit trip point is Equation 8:



Since  $I_{TRIP(MAX, NEW)} > I_{LOAD(MAX)}$ , a larger value for  $R_{SENSE}$  should be selected and the process repeated again to lower  $I_{TRIP(MAX, NEW)}$  without substantially affecting  $I_{LOAD(MAX)}$ .

#### **Output Voltage Monitor**

The status of both 5V and 3.3V output voltages is monitored by the power good function. In addition, the PCI\_RST# signal is logically combined on-chip with the HEALTHY# signal to create LOCAL\_PCI\_RST# (see Table 4).

Table 4. LOCAL\_PCI\_RST# Truth Table

PCI_RST#	HEALTHY#	LOCAL_PCI_RST#			
LO	LO	LO			
LO	HI	LO			
HI	LO	HI			
HI	HI	LO			

If either of the output voltages drop below the power good threshold for more than  $50\mu s$ , the HEALTHY# signal will be pulled high and the LOCAL\_PCI\_RST# signal will be pulled low.

#### Precharge

The PRECHARGE input and DRIVE output pins are intended for use in generating the 1V precharge voltage that is used to bias the bus I/O connector pins during board insertion. The LTC1646 is also capable of generating precharge voltages other than 1V. Figure 8 shows a circuit that can be used in applications requiring a precharge voltage less than 1V. The circuit in Figure 9 can be used for applications that need precharge voltages greater than 1V. Table 5 lists suggested resistor values for R1 and R2 vs precharge voltage for the application circuits shown in Figures 8 and 9.



Table 5. It allu nz nesisioi values vs riecliaige voltage						
V <sub>PRECHARGE</sub>	R1	R2	VPRECHARGE	R1	R2	
1.5V	18Ω	9.09Ω	0.9V	16.2Ω	1.78Ω	
1.4V	18Ω	7.15Ω	0.8V	14.7Ω	3.65Ω	
1.3V	18Ω	5.36Ω	0.7V	12.1Ω	5.11Ω	
1.2V	18Ω	3.65Ω	0.6V	11Ω	7.15Ω	
1.1V	18Ω	1.78Ω	0.5V	9.09Ω	9.09Ω	
1V	18Ω	0Ω				


#### Table 5. R1 and R2 Resistor Values vs Precharge Voltage

GND	LTC1646* PREC	HARGE	DRIVE	
	~~~	13		~~
4.7nF	18Ω			lk
	•	<b></b>	┛┱╌┙	2Ω <b>₩-</b> ●
🛨 R1	R2	N	MMBT2222A	
PRECHA	RGE OUT			
VPRECHARGE	$= \frac{R1}{R1 + R2}$	• 1V		3V <sub>IN</sub>
*ADDITIONA	L DETAILS	OMITTE	FOR CLARIT	Y 1646 F08


#### Figure 8. Precharge Voltage <1V Application Circuit

#### **Other CompactPCI Applications**

The LTC1646 can be easily configured for applications where no 5V supply is present by simply tying the  $5V_{IN}$  and  $5V_{SENSE}$  pins to the  $3V_{IN}$  pin and tying the  $5V_{OUT}$  pin to the  $3V_{OUT}$  pin (Figure 10).



#### Figure 9. Precharge Voltage >1V Application Circuit








Figure 11. 5V Supply Only Typical Application

If no 3.3V supply is present, Figure 11 illustrates how the LTC1646 should be configured. First,  $3V_{SENSE}$  (Pin 9) is connected to  $3V_{IN}$  (Pin 8),  $3V_{OUT}$  (Pin 7) is connected to  $5V_{OUT}$  (Pin 5) and the LTC1646's  $3V_{IN}$  pin is connected through a diode (BAV16W) to  $5V_{IN}$ .

For applications where the BD\_SEL# connector pin is typically grounded on the backplane, the circuit in Figure 12 allows the LTC1646 to be reset simply by pressing a pushbutton switch on the CPCI plug-in board. This arrangement eliminates the requirement to extract and reinsert the CPCI board in order to reset the LTC1646's circuit breakers.




Figure 12. BD\_SEL# Pushbutton Toggle Switch

#### **Overvoltage Transient Protection**


Good engineering practice calls for bypassing the supply rail of any analog circuit. Bypass capacitors are often placed at the supply connection of every active device, in addition to one or more large-value bulk bypass capacitors per supply rail. If power is connected abruptly, the large bypass capacitors slow the rate of rise of the supply voltage and heavily damp any parasitic resonance of lead or PC trace inductance working against the supply bypass capacitors.

The opposite is true for LTC1646 Hot Swap circuits mounted on plug-in cards. In most cases, there is no supply bypass capacitor present on the powered 3.3V or 5V side of the MOSFET switch. An abrupt connection, produced by inserting the board into a backplane connector, results in a fast rising edge applied on the 3.3V and the 5V line of the LTC1646.




Since there is no bulk capacitance to damp the parasitic trace inductance, supply voltage transients excite parasitic resonant circuits formed by the power MOSFET capacitance and the combined parasitic inductance from the wiring harness, the backplane and the circuit board traces. These ringing transients appear as a fast edge on the 3.3V or 5V supply, exhibiting a peak overshoot to 2.5 times the steady-state value followed by a damped sinusoidal response whose duration and period is dependent on the resonant circuit parameters. Since the absolute maximum supply voltage of the LTC1646 is 10V, transient protection against 3.3V and 5V supply voltage spikes and ringing is highly recommended.

In these applications, there are two methods for eliminating these supply voltage transients: using Zener diodes to clip the transient to a safe level and snubber networks. Snubbers are RC networks whose time constants are large enough to safely damp the inductance of the board's parasitic resonant circuits. As a starting point, the shunt capacitors in these networks are chosen to be 10× to 100× the power MOSFET's C<sub>OSS</sub> under bias. The value of the series resistor (R6 and R7 in Figure 13) is then chosen to be large enough to damp the resulting series R-L-C circuit and typically ranges from 1 $\Omega$  to 10 $\Omega$ . Note that in all LTC1646 circuit schematics, Zener diodes and snubber networks have been added to each 3.3V and 5V supply rail and should be used always. These protection networks should be mounted very close to the LTC1646's supply voltage using short lead lengths to minimize lead inductance. This is shown schematically in Figure 13 and a recommended layout of the transient protection devices around the LTC1646 is shown in Figure 14.











#### **PCB Layout Considerations**

For proper operation of the LTC1646's circuit breaker function, a 4-wire Kelvin connection to the sense resistors is highly recommended. A recommended PCB layout for the sense resistor, the power MOSFET, and the GATE drive components around the LTC1646 is illustrated in Figure 15. In Hot Swap applications where load currents can reach 10A, narrow PCB tracks exhibit more resistance than wider tracks and operate at more elevated temperatures. Since the sheet resistance of 1 ounce copper foil is approximately  $0.5m\Omega/\Box$ , track resistances add up quickly in high current applications. Thus, to keep PCB track resistance and temperature rise to a minimum, the suggested trace width in these applications for 1 ounce copper foil is 0.03" for each ampere of DC current. In the majority of applications, it will be necessary to use plated-through vias to make circuit connections from component layers to power and ground layers internal to the PC board. For 1 ounce copper foil plating, a general rule is 1A of DC current per via, making sure the via is properly dimensioned so that solder completely fills any void. For other plating thicknesses, check with your PCB fabrication facility.

#### **Power MOSFET and Sense Resistor Selection**

Table 6 lists some current MOSFET transistors that are available and Table 7 lists some current sense resistors that can be used with the LTC1646's circuit breakers. Table 8 lists supplier web site addresses for discrete component mentioned throughout the LTC1646 data sheet.

CURRENT LEVEL (A)	PART NUMBER	DESCRIPTION	MANUFACTURER
0 to 2	MMDF3N02HD	Dual N-Channel SO-8 $R_{DS(ON)} = 0.1\Omega$	ON Semiconductor
2 to 5	MMSF5N02HD	Single N-Channel SO-8 $R_{DS(ON)} = 0.025\Omega$	ON Semiconductor
5 to 10	MTB50N06V	Single N-Channel DD Pak $R_{DS(ON)} = 0.028\Omega$	ON Semiconductor
5 to 10	IRF7413	Single N-Channel SO-8 $R_{DS(ON)} = 0.01\Omega$	International Rectifier
5 to 10	Si4410DY	Single N-Channel SO-8 $R_{DS(ON)} = 0.01\Omega$	Vishay-Siliconix

Table 6. N-Channel Power MOSFET Selection Guide


Table 7. Se	ense Resistor	Selection	Guide
-------------	---------------	-----------	-------

CURRENT LIMIT VALUE	PART NUMBER	DESCRIPTION	MANUFACTURER
1A	LR120601R055F WSL1206R055	0.055Ω, 0.5W, 1% Resistor	IRC-TT Vishay-Dale
2A	LR120601R028F WSL1206R028	0.028Ω, 0.5W, 1% Resistor	IRC-TT Vishay-Dale
5A	LR120601R011F WSL2010R011	0.011Ω, 0.5W, 1% Resistor	IRC-TT Vishay-Dale
7.6A	WSL2512R007	0.007Ω, 1W, 1% Resistor	Vishay-Dale
10A	WSL2512R005	0.005Ω, 1W, 1% Resistor	Vishay-Dale



WEB SITE www.irf.com
www.irf.com
www.onsemi.com
www.irctt.com
www.vishay.com
www.vishay.com
www.diodes.com

### PACKAGE DESCRIPTION



GN Package 16-Lead Plastic SSOP (Narrow .150 Inch) (Reference LTC DWG # 05-08-1641)

FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

### TYPICAL APPLICATION




Figure 15. Recommended Layout for Power MOSFET, Sense Resistor, and Gate Components

### **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS
LTC1421	Hot Swap Controller	Dual Supplies from 3V to 12V, Additionally –12V
LTC1422	Hot Swap Controller	Single Supply Hot Swap in SO-8 from 3V to 12V
LT1640AL/LT1640AH	Negative Voltage Hot Swap Controllers in SO-8	Negative High Voltage Supplies from -10V to -80V
LT1641/LT1641-1	Positive Voltage Hot Swap Controller in SO-8	Supplies from 9V to 80V, Autoretry/Latches Off
LTC1642	Fault Protected Hot Swap Controller	3V to 15V, Overvoltage Protection Up to 33V
LTC1643L/LTC1643L-1/LTC1643H	PCI Bus Hot Swap Controllers	3.3V, 5V, 12V, -12V Supplies for PCI Bus
LTC1644	CompactPCI Hot Swap Controller	3.3V, 5V, ±12V Local Reset Logic and Precharge
LTC1645	2-Channel Hot Swap Controller	Operates from 1.2V to 12V, Power Sequencing
LTC1647	Dual Hot Swap Controller	Dual ON Pins for Supplies from 3V to 15V
LTC4211	Hot Swap Controller with Multifunction Current Control	Single Supply, 2.5V to 16.5V, MSOP

