PIN CONFIGURATION - 119-pin PBGA

				-			
	1	2	3	4	5	6	7
Α	NC	A11	A14	A15	A16	A4	NC
В	NC	A12	A13	CE1	A5	A3	NC
С	I/O16	NC	CE2	NC	CE2	NC	I/O0
D	I/O17	Vccq	GND	GND	GND	Vccq	I/O1
Е	I/O18	GND	Vcc	GND	Vcc	GND	I/O2
F	I/O19	Vccq	GND	GND	GND	Vccq	I/O3
G	I/O20	GND	Vcc	GND	Vcc	GND	I/O4
Н	I/O21	Vccq	GND	GND	GND	Vccq	I/O5
J	Vccq	GND	Vcc	GND	Vcc	GND	Vccq
κ	I/022	Vccq	GND	GND	GND	Vccq	I/O6
L	I/O23	GND	Vcc	GND	Vcc	GND	I/07
М	I/O12	Vccq	GND	GND	GND	Vccq	I/08
Ν	I/O13	GND	Vcc	GND	Vcc	GND	I/O9
Р	I/O14	Vccq	GND	GND	GND	Vccq	I/O10
R	I/O15	NC	NC	NC	NC	NC	I/O11
Т	NC	A10	A8	WE	A0	A1	NC
U	NC	A9	A7	ŌĒ	A6	A2	NC

PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O23	Data Inputs/Outputs
CE1, CE2	Chip Enable Input LOW
CE2	Chip Enable Input HIGH
ŌE	Output Enable Input
WE	Write Enable Input
NC	No Connection
Vcc	Power
Vccq	I/O Power
GND	Ground

Γ

PIN CONFIGURATION 100-Pin TQFP

NC	0 0
I/O22 I/O23 Vcco GND I/O12 I/O13 Vcco GND I/O14 I/O15 Vcc GND NC	18 63 I/O6 19 62 I/O7 20 61 Vccq 21 60 GND 22 59 I/O8 23 58 I/O9 24 57 Vccq 25 56 GND 26 55 I/O10 27 54 I/O11 28 53 Vcc 29 52 GND 30 51 NC 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

PIN DESCRIPTIONS

A0-A16	Address Inputs
I/O0-I/O23	Data Inputs/Outputs
CE1, CE2	Chip Enable Input LOW
CE2	Chip Enable Input HIGH
ŌĒ	Output Enable Input
WE	Write Enable Input
NC	NoConnection
Vcc	Power
Vccq	I/O Power
GND	Ground



TRUTH TABLE

Mode	WE	CE1	CE2	CE2	ŌĒ	I/O0-I/O23	Vcc Current
Not Selected	Х	Н	Х	Х	Х	High-Z	ISB1, ISB2
	Х	Х	L	Х	Х		
	Х	Х	Х	Н	Х		
Output Disabled	Н	L	Н	L	Н	High-Z	lcc
Read	Н	L	Н	L	L	Dout	lcc
Write	L	L	Н	L	Х	Din	lcc

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter		Value	Unit		
Vcc	Power Supply Voltage Relative	er Supply Voltage Relative to GND		V		
Vterm	Terminal Voltage with Respec	oltage with Respect to GND		Ferminal Voltage with Respect to GND -0.5 to Vcc + 0.5		V
Tstg	Storage Temperature		-65 to + 150	°C		
TBIAS	Temperature Under Bias:	Com.	-10 to + 85	°C		
		Ind.	-45 to + 90	°C		
Рт	Power Dissipation		2.0	W		
Ιουτ	DC Output Current		±20	mA		

Note:

 Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE

Range	Ambient Temperature	Vcc (8 ns)	Vcc (10 ns)	
Commercial	0°C to +70°C	3.3V + 10%, - 5%	3.3V ± 10%	
Industrial	-40°C to +85°C	3.3V + 10%, - 5%	3.3V ± 10%	

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	Vcc = Min., IoH = -4.0 mA	2.4	—	V
Vol	Output LOW Voltage	Vcc = Min., IoL = 8.0 mA		0.4	V
Vih	Input HIGH Voltage		2.2	Vcc + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
L	Input Leakage	$GND \leq Vin \leq Vcc$	-1	1	μA
Ilo	Output Leakage	$GND \le Vout \le Vcc$, Outputs Disabled	-1	1	μA

Note:

1. VIL (min.) = -0.3V DC; VIL (min.) = -2.0V AC (pulse width ≤ 2.0 ns).

VIH (max.) = Vcc + 0.3V DC; VIH (max.) = Vcc + 2.0V AC (pulse width \leq 2.0 ns).

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-8	ns	-10	ns	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
lcc	Vcc Dynamic Operating Supply Current	Vcc = Max., lout = 0 mA, f = fmax	Com. Ind.	_	210 240	_	180 210	mA
ISB1	TTL Standby Current (TTL Inputs)	$\label{eq:Vcc} \begin{array}{l} V_{CC} = Max., \\ V_{IN} = V_{IH} \mbox{ or } V_{IL}, \mbox{ f} = max. \\ \hline $	Com. Ind.		70 80	_	50 55	mA
ISB2	CMOS Standby Current (CMOS Inputs)	$\label{eq:constraint} \begin{array}{l} V_{CC} = Max.,\\ \hline \hline CE1, \ \hline CE2 \geq V_{CC} - 0.2V,\\ CE2 \leq 0.2V, \ V_{IN} \geq V_{CC} - 0.2\\ or \ V_{IN} \leq 0.2V, \ f = 0 \end{array}$	Com. Ind. 2V,	_	10 20	_	10 20	mA

Note:

1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit
CIN	Input Capacitance	VIN = 0V	6	pF
Соит	Input/Output Capacitance	Vout = 0V	8	pF


Note:

1. Tested initially and after any design or process changes that may affect these parameters.

AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	2 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

AC TEST LOADS



Integrated Silicon Solution, Inc. — 1-800-379-4774 Rev. D 06/22/05

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)


		-:	8		·10	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t RC	Read Cycle Time	8	_	10	_	ns
taa	Address Access Time	_	8	_	10	ns
t oha	Output Hold Time	3	_	3	_	ns
tace tace2	CE1, CE2 Access Time CE2 Access Time	8	_	_	10	ns
t DOE	OE Access Time	_	4	_	4	ns
thzoe ⁽²⁾	OE to High-Z Output	0	3	0	3	ns
tlzoe ⁽²⁾	OE to Low-Z Output	0	_	0	_	ns
tHZCE ⁽²⁾ tHZCE2 ⁽²⁾	CE1, CE2 to High-Z Output CE2 to High-Z Output	0	4	0	5	ns
tlzce ⁽²⁾ tlzce2 ⁽²⁾	CE, CE2 to Low-Z Output CE2 to Low-Z Output	3	_	3	_	ns

Notes:

1. Test conditions assume signal transition times of 2 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.


2. Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.

AC WAVEFORMS



READ CYCLE NO. 1^(1,2) (Address Controlled) ($\overline{CE1} = \overline{CE2} = \overline{OE} = VIL; CE2 = VIH$)

READ CYCLE NO. 2^(1,3)



- Notes: 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , $\overline{CE1}$, $\overline{CE2}$ = VIL. CE2 = VIH.
- 3. Address is valid prior to or coincident with CE1, CE2 LOW and CE2 HIGH transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)


		-8	-1	0	
Parameter	Min.	Max.	Min.	Max.	Unit
Write Cycle Time	8	_	10	_	ns
CE1, CE2 to Write End CE2 to Write End	7 7	_	8 8	_	ns
Address Setup Time to Write End	7	_	8	_	ns
Address Hold from Write End	0	_	0	_	ns
Address Setup Time	0	_	0	_	ns
WE Pulse Width (OE = HIGH)	6	_	8	_	ns
WE Pulse Width (OE = LOW)	6	_	9	_	ns
Data Setup to Write End	4.5	_	5	_	ns
Data Hold from Write End	0	_	0	_	ns
WE LOW to High-Z Output	_	3.5	_	3.5	ns
WE HIGH to Low-Z Output	3	_	3	_	ns
-	Write Cycle Time CE1, CE2 to Write End CE2 to Write End Address Setup Time to Write End Address Hold from Write End Address Setup Time WE Pulse Width (OE = HIGH) WE Pulse Width (OE = LOW) Data Setup to Write End Data Hold from Write End WE LOW to High-Z Output	ParameterMin.Write Cycle Time8CE1, CE2 to Write End7CE2 to Write End7Address Setup Time to Write End7Address Hold from Write End0Address Setup Time0WE Pulse Width (OE = HIGH)6WE Pulse Width (OE = LOW)6Data Setup to Write End4.5Data Hold from Write End0WE LOW to High-Z Output	Write Cycle Time8 $\overrightarrow{\text{CE1}}, \overrightarrow{\text{CE2}}$ to Write End7CE2 to Write End7Address Setup Time to Write End7Address Hold from Write End0Address Setup Time0Address Setup Time0WE Pulse Width ($\overrightarrow{\text{OE}}$ = HIGH)6WE Pulse Width ($\overrightarrow{\text{OE}}$ = LOW)6Data Setup to Write End4.5Data Hold from Write End0WE LOW to High-Z Output3.5	ParameterMin.Max.Min.Write Cycle Time810 $\overline{CE1}$, $\overline{CE2}$ to Write End78 $CE2$ to Write End78Address Setup Time to Write End78Address Hold from Write End00Address Setup Time to Write End00Multice End00Multice End00Multice End00Multice Width (\overline{OE} = HIGH)69Data Setup to Write End4.55Data Hold from Write End00 \overline{WE} LOW to High-Z Output3.5	Parameter Min. Max. Min. Max. Write Cycle Time 8 10 CE1, CE2 to Write End 7 8 CE2 to Write End 7 8 Address Setup Time to Write End 7 8 Address Hold from Write End 0 0 Address Setup Time 0 0 Address Hold from Write End 0 0 Address Setup Time 0 0 WE Pulse Width (OE = HIGH) 6 9 Data Setup to Write End 4.5 5 Data Hold from Write End 0 0 WE LOW to High-Z Output 3.5 3.5

Notes:

1. Test conditions assume signal transition times of 2 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
Tested with the load in Figure 2. Transition is measured ±200 mV from steady-state voltage. Not 100% tested.
The internal write time is defined by the overlap of CE1, CE2 LOW, CE2 HIGH and WE LOW. All signals must be in valid


states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.






WRITE CYCLE NO. 1 (\overline{CE} Controlled, \overline{OE} = HIGH or LOW)

WRITE CYCLE NO. $2^{(1)}$ (WE Controlled: \overline{OE} = HIGH during Write Cycle)





WRITE CYCLE NO. 3⁽¹⁾ (WE Controlled: DE IS LOW DURING WRITE CYLE)

Note:

 The internal Write time is defined by the overlap of CE1 and CE2 = LOW, CE2 = HIGH and WE = LOW. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The Data Input Setup and Hold timing is referenced to the rising or falling edge of the signal that terminates the Write.

ORDERING INFORMATION

Commercial Range: 0°C to +70°C

Speed (ns)	Order Part No.	Package
8	IS61LV12824-8B IS61LV12824-8BL IS61LV12824-8TQ	Plastic Ball Grid Array Plastic Ball Grid Array, Lead-free TQFP
10	IS61LV12824-10B IS61LV12824-10BL IS61LV12824-10TQ	Plastic Ball Grid Array Plastic Ball Grid Array, Lead-free TQFP

Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.	Package
8	IS61LV12824-8BI	Plastic Ball Grid Array
10	IS61LV12824-10BI IS61LV12824-10TQI IS61LV12824-10TQLI	Plastic Ball Grid Array TQFP TQFP, Lead-free

PACKAGING INFORMATION



Plastic Ball Grid Array

Package Code: B (119-pin)



Copyright © 2003 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

PACKAGING INFORMATION

TQFP (Thin Quad Flat Pack Package) Package Code: TQ

	Ē								SEATING PLANE
				Quad Flat	Pack (TQ)				Notes:
	Millim	eters	Inch			neters	Inc	hes	— 1. All dimensioning and
Symbol	Min	Max	Min	Max	Min	Max	Min	Max	tolerancing conforms to ANSI Y14.5M-1982.
Ref. Std.									2. Dimensions D1 and E1 do not include mold protrusions
No. Lead	ds (N)		00				28		Allowable protrusion is 0.25
Α	_	1.60	_	0.063	-	1.60	_	0.063	mm per side. D1 and E1 do include mold mismatch and
A1	0.05	0.15	0.002	0.006	0.05	0.15	0.002	0.006	are determined at datum
A2	1.35	1.45	0.053	0.057	1.35	1.45	0.053	0.057	plane -H 3. Controlling dimension:
b	0.22	0.38	0.009	0.015	0.17	0.27	0.007	0.011	
D	21.90	22.10	0.862	0.870	21.80	22.20	0.858	0.874	
D1	19.90	20.10	0.783	0.791	19.90	20.10	0.783	0.791	
E	15.90	16.10	0.626	0.634	15.80	16.20	0.622	0.638	
E1	13.90	14.10	0.547	0.555	13.90	14.10	0.547	0.555	
	0.65	BSC	0.026	BSC	0.50	BSC	0.020		

ISSI[®]

0.622 0.638 0.547 0.555
0.547 0.555
0.020 BSC
0.018 0.030
0.039 REF.
0° 7°