	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	30			V	$V_{GS} = 0V, I_D = 250 \mu A$
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temp. Coefficient		0.023		V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		3.1	4.0	mΩ	V <sub>GS</sub> = 10V, I <sub>D</sub> = 20A ③
			3.7	4.8	1	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 16A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.39		2.32	V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		5.7		mV/°C	r
I <sub>DSS</sub>	Drain-to-Source Leakage Current			1.0	μA	$V_{DS} = 24V, V_{GS} = 0V$
				150	1	$V_{DS} = 24V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100	1	V <sub>GS</sub> = -20V
gfs	Forward Transconductance	77			S	V <sub>DS</sub> = 15V, I <sub>D</sub> = 16A
Q <sub>g</sub>	Total Gate Charge		34	51		
Q <sub>gs1</sub>	Pre-Vth Gate-to-Source Charge		8.6		1	V <sub>DS</sub> = 15V
Q <sub>gs2</sub>	Post-Vth Gate-to-Source Charge		2.9		nC	$V_{GS} = 4.5V$
Q <sub>gd</sub>	Gate-to-Drain Charge		12		1	I <sub>D</sub> = 16A
Q <sub>godr</sub>	Gate Charge Overdrive		10.5		1	See Fig. 16
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )		14.9		1	
Q <sub>oss</sub>	Output Charge		23		nC	$V_{DS} = 16V, V_{GS} = 0V$
R <sub>g</sub>	Gate Resistance		1.2	2.4	Ω	
t <sub>d(on)</sub>	Turn-On Delay Time		12			$V_{DD} = 15V, V_{GS} = 4.5V$
t <sub>r</sub>	Rise Time		6.7		1	I <sub>D</sub> = 16A
t <sub>d(off)</sub>	Turn-Off Delay Time		21		ns	Clamped Inductive Load
t <sub>f</sub>	Fall Time		13		1	
C <sub>iss</sub>	Input Capacitance		4310			$V_{GS} = 0V$
C <sub>oss</sub>	Output Capacitance		990		pF	V <sub>DS</sub> = 15V
C <sub>rss</sub>	Reverse Transfer Capacitance		450		1	f = 1.0 MHz

### Static @ $T_J = 25^{\circ}C$ (unless otherwise specified)

### **Avalanche Characteristics**

	Parameter	Тур.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy <sup>②</sup>		260	mJ
I <sub>AR</sub>	Avalanche Current ①		16	А

#### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current			3.1		MOSFET symbol
	(Body Diode)				А	showing the
I <sub>SM</sub>	Pulsed Source Current			160		integral reverse
	(Body Diode) ①					p-n junction diode.
V <sub>SD</sub>	Diode Forward Voltage			1.0	V	$T_J$ = 25°C, $I_S$ = 16A, $V_{GS}$ = 0V $③$
t <sub>rr</sub>	Reverse Recovery Time		41	62	ns	$T_J = 25^{\circ}C, I_F = 16A, V_{DD} = 10V$
Q <sub>rr</sub>	Reverse Recovery Charge		39	59	nC	di/dt = 100A/µs ③
t <sub>on</sub>	Forward Turn-On Time	Intrinsio	turn-or	i time is	negligib	le (turn-on is dominated by LS+LD)



Fig 1. Typical Output Characteristics



Fig 2. Typical Output Characteristics



Fig 3. Typical Transfer Characteristics



www.irf.com

International

**TOR** Rectifier

3

International









Fig 8. Maximum Safe Operating Area





Fig 10. Threshold Voltage Vs. Temperature



Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient

International **TOR** Rectifier



Fig 12. On-Resistance vs. Gate Voltage



Fig 14. Unclamped Inductive Test Circuit and Waveform



6



Fig 13. Maximum Avalanche Energy vs. Drain Current



Fig 15. Gate Charge Test Circuit



Fig 17. Switching Time Waveforms www.irf.com

# International **ISR** Rectifier



Fig 18. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET<sup>®</sup> Power MOSFETs



Fig 19. Gate Charge Waveform

#### Power MOSFET Selection for Non-Isolated DC/DC Converters

#### Control FET

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by;

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right) + \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) + \left(Q_{g} \times V_{g} \times f\right) + \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right)$$

This simplified loss equation includes the terms  $\rm Q_{gs2}$  and  $\rm Q_{oss}$  which are new to Power MOSFET data sheets.

 $Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

 $Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

 $\rm Q_{oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $\rm Q_{oss}$  is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's C\_{ds} and C\_{dg} when multiplied by the power supply input buss voltage.

#### Synchronous FET

The power loss equation for Q2 is approximated by;

$$P_{loss} = P_{conduction} + P_{drive} + P_{output}^{*}$$

$$P_{loss} = \left(I_{rms}^{2} \times R_{ds(on)}\right)$$

$$+ \left(Q_{g} \times V_{g} \times f\right)$$

$$+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right)$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{oss}$  and reverse recovery charge  $Q_{rr}$  both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{in}$ . As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of  $Q_{gd}/Q_{gs1}$  must be minimized to reduce the potential for Cdv/dt turn on.



Figure A: Q<sub>oss</sub> Characteristic

# International **ICPR** Rectifier

### **SO-8 Package Details**





1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.

 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
 OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA.
 DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 [.006].

DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS.
 MOLD PROTRUSIONS NOT TO EXCEED 0.25 [.010].
 DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO

2. CONTROLLING DIMENSION: MILLIMETER

DIM	INCHES		MILLIMETERS			
	MIN	MAX	MIN	MAX		
А	.0532	.0688	1.35	1.75		
A1	.0040	.0098	0.10	0.25		
b	.013	.020	0.33	0.51		
С	.0075	.0098	0.19	0.25		
D	.189	.1968	4.80	5.00		
Е	.1497	.1574	3.80	4.00		
е	.050 BASIC		1.27 BASIC			
e 1	.025 B/	.025 BASIC		0.635 BASIC		
Н	.2284	.2440	5.80	6.20		
Κ	.0099	.0196	0.25	0.50		
L	.016	.050	0.40	1.27		
у	0°	8°	0°	8°		



FOOTPRINT



### **SO-8 Part Marking**

A SUBSTRATE.

NOTES:

EXAMPLE: THIS IS AN IRF7807D1 (FETKY)



International TOR Rectifier

### **SO-8 Tape and Reel**





#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25^{\circ}C$ , L = 2.0mH,  $R_G = 25\Omega$ ,  $I_{AS} = 16A$ .
- ③ Pulse width  $\leq$  400µs; duty cycle  $\leq$  2%.
- ④ When mounted on 1 inch square copper board.

Data and specifications subject to change without notice. This product has been designed and qualified for the Consumer market. Qualification Standards can be found on IR's Web site.

14.40 ( .566 ) 12.40 ( .488 )

International **ICR** Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903 Visit us at www.irf.com for sales contact information.06/05 10 www.irf.com

#### **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application. For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.