# Electrical Characteristics @ $T_J = 25$ °C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions	
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	-150	_	_	V	$V_{GS} = 0V, I_D = -250\mu A$	
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	-	-0.20	_	V/°C	Reference to 25°C, I <sub>D</sub> = -1mA®	
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	_	_	0.29	Ω	V <sub>GS</sub> = -10V, I <sub>D</sub> = -6.6A ④	
	The state of the s			0.58		V <sub>GS</sub> = -10V, I <sub>D</sub> = -6.6A ④ T <sub>J</sub> = 150°C	
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2.0		-4.0	V	$V_{DS} = V_{GS}, I_{D} = -250 \mu A$	
9fs	Forward Transconductance	3.6	_		S	V <sub>DS</sub> = -25V, I <sub>D</sub> = -6.6A <sup>©</sup>	
loss	Drain-to-Source Leakage Current		-	-25	μА	V <sub>DS</sub> = 150V, V <sub>GS</sub> = 0V	
		_	_	-250		V <sub>DS</sub> = 120V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C	
l <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	^	V <sub>GS</sub> = -20V	
	Gate-to-Source Reverse Leakage			-100	nA	V <sub>GS</sub> = 20V	
$Q_g$	Total Gate Charge	_	_	66		I <sub>D</sub> = -6.6A	
Qgs	Gate-to-Source Charge	_		8.1	nC	V <sub>DS</sub> = -120V	
$Q_{gd}$	Gate-to-Drain ("Miller") Charge		_	35		V <sub>GS</sub> = -10V, See Fig. 6 and 13 ④ ⑤	
t <sub>d(on)</sub>	Turn-On Delay Time		14	_		V <sub>DD</sub> = -75V	
tr	RiseTime		36	_		I <sub>D</sub> = -6.6A	
t <sub>d(off)</sub>	Turn-Off Delay Time		53	_		$R_G = 6.8\Omega$	
t <sub>f</sub>	FallTime	_	37			$R_D = 12\Omega$ , See Fig. 10 $\textcircled{4}$ $\textcircled{5}$	
Ls	Internal Source Inductance	_	7.5	_	nH	Between lead,	
						and center of die contact	
Ciss	Input Capacitance	-	860	_		$V_{GS} = 0V$	
Coss	Output Capacitance	-	220		pF	$V_{DS} = -25V$	
Crss	Reverse Transfer Capacitance		130	_		f = 1.0MHz, See Fig. 5®	

### Source-Drain Ratings and Characteristics

	Parameter	Min. Typ. Max. Units Cor		Conditions		
Is	Continuous Source Current (Body Diode)			-11		MOSFET symbol showing the
I <sub>SM</sub>	Pulsed Source Current (Body Diode) ①		_	-44	A	integral reverse p-n junction diode.
$V_{SD}$	Diode Forward Voltage		_	-1.6	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = -6.6A, V <sub>GS</sub> = 0V ④
t <sub>rr</sub>	Reverse Recovery Time		160	240	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = -6.6A
Qrr	Reverse Recovery Charge		1.2	1.7	μC	di/dt = -100A/μs ④⑤
ton	Forward Turn-On Time	Intr	insic tu	m-on ti	me is ne	egligible (turn-on is dominated by L <sub>S</sub> +L <sub>r</sub>

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- 4 Pulse width  $\leq 300 \mu s$ ; duty cycle  $\leq 2\%$ .
- ② Starting  $T_J = 25^{\circ}\text{C}$ , L = 14mH $R_G = 25\Omega$ ,  $I_{AS} = -6.6A$ . (See Figure 12)
- ⑤ Uses IRF6215 data and test conditions
- ③  $I_{SD} \le$  -6.6A, di/dt  $\le$  -620A/ $\mu$ s,  $V_{DD} \le$   $V_{(BR)DSS}$ ,  $T_J \le$  175°C
- \*\* When mounted on 1" square PCB (FR-4 or G-10 Material ).
  For recommended footprint and soldering techniques refer to application note #AN-994.
  - 2 www.irf.com

# International TOR Rectifier

# IRF6215S/LPbF




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit


### Peak Diode Recovery dv/dt Test Circuit Circuit Layout Considerations • Low Stray Inductance D.U.T Ground Plane Low Leakage Inductance Current Transformer dv/dt controlled by R<sub>G</sub> I<sub>SD</sub> controlled by Duty Factor "D" D.U.T. - Device Under Test $V_{DD}$ \* Reverse Polarity of D.U.T for P-Channel ① Driver Gate Drive -P.W-[V<sub>GS</sub>=10V] \*\*\* D.U.T. I<sub>SD</sub> Waveform Body Diode Forward Current di/dt / 3 D.U.T. V<sub>DS</sub> Waveform Diode Recovery dv/dt Re-Applied Voltage Body Diode Forward Drop 4 ductor Curent [I<sub>SD</sub>] Ripple ≤ 5%


Fig 14. For P-Channel HEXFETS

\*\*\*  $V_{GS} = 5.0V$  for Logic Level and 3V Drive Devices

### International IOR Rectifier

## D<sup>2</sup>Pak Package Outline





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
- 3. DIMENSION D & E DO NOT INCLUDE MOLD FLASH, MOLD FLASH SHALL NOT EXCEED 0,127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. DIMENSION 61 AND 61 APPLY TO BASE METAL ONLY.

5. CONTROLLING DIMENSION: INCH.								
S		Ņ						
M	MILLIN	ETERS	INC	N O T				
O L	MIN.	MAX.	MIN.	MAX.	E S			
Α	4.06	4.83	.160	.190				
A1	0,00	0.254	.000	.010				
ь	0.51	0.99	.020	.039				
ь1	0.51	0.89	.020	.035	4			
b2	1.14	1.78	.045	.070				
С	0.38	0.74	.015	.029				
c1	0.38	0.58	.015	.023	4			
c2	1,14	1.65	.045	.065				
D	8.51	9.65	.335	.380	3			
D1	6.86		.270					
E	9,65	10.67	.380	.420	3			
E1	6.22		.245					
e	2,54	2,54 BSC		,100 BSC				
н	14.61	15.88	.575	.625				
L	1.78	2.79	.070	.110				
L1		1,65		.065				
L2	1.27	1.78	.050	.070				
L3	0.25	BSC	.010					
L4	4.78	5.28	.188	.208				
m	17,78		,700					
m1	8.89		.350					
n	11,43		.450					
٥	2.08		.082					
Р	3.81		.150					
R	0.51	0,71	.020	.028				
θ	90*	93*	90,	93*				
	1							

#### LEAD ASSIGNMENTS

### HEXFET 1.- GATE 2, 4.- DRAIN 3.- SOURCE

### IGBTs, CoPACK

1.- GATE 2, 4.- COLLECTOR 3.- EMITTER


#### DIODES


\* PART DEPENDENT.

### D<sup>2</sup>Pak Part Marking Information


EXAMPLE: THIS IS AN IRF530S WITH LOT CODE 8024 ASSEMBLED ON WW 02, 2000 IN THE ASSEMBLY LINE "L"

Note: "P" in assembly line position indicates "Lead — Free"






## TO-262 Package Outline





### TO-262 Part Marking Information




### International TOR Rectifier

### D<sup>2</sup>Pak Tape & Reel Information







INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Data and specifications subject to change without notice.

International IOR Rectifier

IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.04/05

Note: For the most current drawings please refer to the IR website at: <a href="http://www.irf.com/package/">http://www.irf.com/package/</a>