## FUNCTIONAL DESCRIPTION

The SYNC and CLOCK inputs establish data synchronization utilizing two AND gates, one for each data input (figure 2). Each logic input, including the power enable (STROBE) input, are TTL/CMOS compatible.

Figure 1 illustrates a typical ARINC 429 bus application. Three power supplies are necessary to operate the HI-3182; typically +15V, -15V and +5V. The chip also works with ±12V supplies. The +5V supply can also provide a reference voltage that determines the output voltage swing. The differential output voltage swing will equal 2VREF. If a value of VREF other than +5V is needed, a separate +5V power supply is required for pin V1.

With the DATA (A) input at a logic high and DATA (B) input at a logic low, AOUT will switch to the +VREF rail and BOUT will switch to the -VREF rail (ARINC HIGH state). With both data input signals at a logic low state, the outputs will both switch to OV (ARINC NULL state).

The driver output impedance, Rout, is nominally 75, 26 or 0 ohms depending on the option chosen. The rise and fall times of the outputs can be calibrated through the selection of two external capacitor values that are connected to the CA and CB input pins. Typical values for high-speed operation (100KBPS) are CA = CB = 75pF and for low-speed operation (12.5 to 14KBPS) CA = CB = 500pF.

The CA and CB pins swing between +5V and ground allowing the switching of capacitor values with an external single-supply analog switch.

The ARINC outputs can be put in a tri-state mode by applying a logic high to the STROBE input pin. If this feature is not being used, the pin should be tied to ground. The STROBE


function is not available in the 14 & 16-pin SOIC package configurations where the pin is internally connected to ground.


The ARINC outputs of the HI-3182 and HI-3184 are protected by internal fuses capable of sinking between 800 - 900 mA for short periods of time ( $125\mu$ s).

The Vref pin has an internal pull-up resistor to V+, allowing the use of a simple external zener diode to set the reference voltage.

#### POWER SUPPLY SEQUENCING

The power supplies should be controlled to prevent large currents during supply turn-on and turn-off. The recommended sequence is +V followed by V1, always ensuring that +V is the most positive supply. The -V supply is not critical and can be asserted at any time.





## PIN DESCRIPTIONS

SYMBOL	FUNCTION	DESCRIPTION
Vref	ANALOG	Ref. voltage used to determine output voltage swing. Pin sources current to allow use of a zener reference.
STROBE	INPUT	A logic high tri-states the ARINC outputs. Not available in the 14-pin SOIC package (tied to GND internally).
SYNC	INPUT	Synchronizes data inputs
DATA (A)	INPUT	Data input terminal A
СА	INPUT	Connection for DATA (A) slew-rate capacitor
Аоит	OUTPUT	ARINC output terminal A
-V	POWER	-12V to -15V
GND	POWER	0.0V
+V	POWER	+12V to +15V
Воит	OUTPUT	ARINC output terminal B
Св	INPUT	Connection for DATA (B) slew-rate capacitor
DATA (B)	INPUT	Data input terminal B
CLOCK	INPUT	Synchronizes data inputs
V1	POWER	+5V ±5%

## **ABSOLUTE MAXIMUM RATINGS**

All Voltages referenced to GND, TA = Operating Temperature Range (unless otherwise specified)

PARAMETER	SYMBOL	CONDITIONS	OPERATING RANGE	MAXIMUM	UNIT
Differential Voltage	Vdif	Voltage between +V and -V terminals		40	V
Supply Voltage	+V -V V1		+10.8 to +16.5 -10.8 to -16.5 +5 ±5%	+7	V V V
Voltage Reference	Vref	For ARINC 429 For Applications other than ARINC	+5 ±5% 1.5 to 6	6 6	V V
Input Voltage Range	Vin			<u>&gt;</u> GND -0.3 <u>&lt;</u> V1 +0.3	V V
Output Short-Circuit Duration		See Note: 1			
Output Overvoltage Protection		See Note: 2			
Operating Temperature Range	TA	Industrial Extended	-40 to +85 -55 to +125		°° C
Storage Temperature Range	Тѕтс	Ceramic & Plastic	-65 to +150		°C
Lead Temperature		Soldering, 10 seconds		+275	°C
Junction Temperature	TJ			+175	°C

Note 2. The fuses used for Output Overvoltage Protection may be blown by the presence of a voltage at either output that is greater than ±12.0V with respect to GND. (HI-3182 & 3184 only)

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# **DC ELECTRICAL CHARACTERISTICS**

+V = +15V, -V = -15V, V1 = VREF = +5.0V,	TA = Operating Temperature Range	(unless otherwise specified).
,		(


PARAMETER	SYMBOL	CONI	DITION	MIN	TYP	MAX	UNITS
Supply Current +V (Operating)	ICCOP (+V)	No Load	(0 - 100KBPS)			+16	mA
Supply Current -V (Operating)	ICCOP (-V)	No Load	(0 - 100KBPS)	-16			mA
Supply Current V1 (Operating)	ICCOP (V1)	No Load	(0 - 100KBPS)			500	μA
Reference Pin Current VREF (Operating)	ICCOP (VREF)	No Load, VREF =	= 5V (0 - 100KBPS)	-1.0	-0.4	-0.15	mA
Supply Current +V (During Short Circuit Test)	Isc (+V)	Short to Ground	(See Note: 1)			150	mA
Supply Current -V (During Short Circuit Test)	Isc (-V)	Short to Ground	(See Note: 1)	-150			mA
Output Short Circuit Current (Output High)	Іонѕс	Short to Ground	VMIN=0 (See Note: 2)			-80	mA
Output Short Circuit Current (Output Low)	lolsc	Short to Ground	VMIN=0 (See Note: 2)	+80			mA
Input Current (Input High)	Іін					1.0	μA
Input Current (Input Low)	lıL			-1.0			μA
Input Voltage High	Vін			2.0			V
Input Voltage Low	VIL					0.5	V
Output Voltage High (Output to Ground)	Vон	No Load	(0 -100KBPS)	+VREF 25		+VREF +.25	V
Output Voltage Low (Output to Ground)	Vol	No Load	(0 -100KBPS)	-VREF 25		-VREF +.25	V
Output Voltage Null	VNULL	No Load	(0-100KBPS)	-250		+250	mV
Input Capacitance	CIN	See Note 1			15		pF

Note 2. Interchangeability of force and sense is acceptable.

# **AC ELECTRICAL CHARACTERISTICS**

+V = +15V, -V = -15V, V1 = VREF = +5.0V, TA = Operating Temperature Range (unless otherwise specified).

PARAMETER	SYMBOL	SYMBOL CONDITION			MAX	UNITS
Rise Time (AOUT, BOUT)	tR	CA = CB = 75pF See Figure 3.	1.0		2.0	μs
Fall Time (AOUT, BOUT)	tF	CA = CB = 75pF See Figure 3.	1.0		2.0	μs
Propagtion Delay Input to Output	<b>t</b> PLH	CA = CB = 75pF See Figure 3.			3.0	μs
Propagtion Delay Input to Output	<b>t</b> PHL	CA = CB = 75pF See Figure 3.			3.0	μs



## HI-318X PACKAGE THERMAL CHARACTERISTICS

PACKAGE STYLE <sup>1</sup>	HEAT SINK ØJA		SUPPLY CURRENT <sup>2</sup>	JUNCTION TEMPERATURE, Tj			
		(°C/W)		TA = 25°C	TA = 85°C	TA = 125°C	
14-pin Thermally Enhanced Plastic	Unsoldered	82	20 mA	57°C	117°C	157°C	
SOIC (ESOIC)	Soldered	65	20 mA	51°C	111°C	151°C	
14-pin Thermally Enhanced Plastic	Unsoldered	51	20 mA	45°C	105°C	145°C	
SOIC (ESOIC)	Soldered	28	20 mA	36°C	96°C	136°C	
28-pin Plastic	N/A	70	25 mA	56°C	110°C	150°C	

#### MAXIMUM ARINC LOAD 3, 6, 7

### AOUT and BOUT Shorted to Ground <sup>3, 4, 5, 6, 7</sup>

PACKAGE STYLE <sup>1</sup>	HEAT SINK	ØJA	SUPPLY CURRENT <sup>2</sup>	JUNCTION TEMPERATURE, Tj			
PACKAGE STILE	HEAT SINK	(°C/W)	SUPPLI CURRENT	TA = 25°C	TA = 85°C	TA = 125°C	
14-pin Thermally Enhanced Plastic	Unsoldered	82	36 mA	57°C	147°C	187°C	
SOIC (ESOIC)	Soldered	65	36 mA	78°C	138°C	178°C	
14-pin Thermally Enhanced Plastic	Unsoldered	51	40 mA	64°C	124°C	164°C	
SOIC (ESOIC)	Soldered	28	40 mA	53°C	113°C	153°C	
28-pin Plastic	N/A	70	63 mA	100°C	150°C	182°C	

Notes:


- 1. All data taken in still air on devices soldered to a single layer copper PCB (3" X 4.5" X .062").
- 2. At 100% duty cycle, 15V power supplies. For 12V power supplies multiply all tabulated values by 0.8.
- 3. High Speed: Data Rate = 100 Kbps, Load: R = 400 Ohms, C = 10 nF. Data not presented for C = 30 nF as this is considered unrealistic for high speed operation.
- 4. Similar results would be obtained with AOUT shorted to BOUT.
- 5. For applications requiring survival with continuous short circuit, operation above  $T_j = 175^{\circ}C$  is not recommended.
- 6. Data will vary depending on air flow and the method of heat sinking employed.
- 7. Current values listed are for each of the +V and -V supplies.

### **HEAT SINK - ESOIC PACKAGES**

packages are used for HI-318X products. These ESOIC packages include a metal heat sink located on the bottom down to the printed circuit board for optimum thermal coupling noise into the circuit.

Both the 14-pin and 16-pin thermally enhanced SOIC dissipation. The heat sink is electrically isolated from the chip and can be soldered to any ground or power plane. However, since the chip's substrate is at +V, connecting surface of the device. This heat sink should be soldered the heat sink to this power plane is recommended to avoid

## ADDITIONAL PIN CONFIGURATIONS (See page 1 for 14-Pin Small Outline SOIC)



### **ORDERING INFORMATION**

# HI - <u>318x x x - xx</u> (Ceramic)

					_	
PART NUMBER	TEMPERATU RANGE		FLOW	BURN IN		
I	-40°C TO +85	°C	I	No		
Т	-55°C TO +12	5°C	Т	No		
М	-55°C TO +12	5°C	Μ	Yes		
PART NUMBER	PACKAGE DESCRIPTION					LEAD FINISH (Note 1)
CD	16 PIN CERAM	IC SIDE BI	RAZED DIF	° (16C)		Gold ('M' Flow: Solder)
CJ	32 PIN J-LEAD	CERQUAD	D (32U) not	t available wit	th 'M' flow	Solder
CL	28 PIN CERAM	IC LEADLE	ESS CHIP (	CARRIER (LO	CC) (28S)	Gold ('M' Flow: Solder)
CR	16 PIN CERDIF	P (16D) not	t available v	vith 'M' flow		Solder
PART	OUTPUT SE		]			
NUMBER	RESISTANCE	FUSE	4			
3182	37.5 Ohms	Yes				

No

# HI - <u>318xxx x x</u> (Plastic)

3183

PART	LEAD		
NUMBER	FINISH		
Blank	Tin / Lead (Sn / Pb) Solder		
F	100% Matte Tin (Pb-free, RoHS compliant)		
PART NUMBER	TEMPERATURE RANGE	FLOW	BURN IN
 		FLOW	
 	RANGE	FLOW I T	IN

13 Ohms

PART	PACKAGE	OUTPUT SE	RIES
NUMBER	DESCRIPTION	RESISTANCE	FUSE
3182PJ	28 PIN PLASTIC J-LEAD PLCC (28J)	37.5 Ohms	Yes
3182PS	16 PIN PLASTIC SMALL OUTLINE - WB ESOIC (16HWE)	37.5 Ohms	Yes
3183PJ	28 PIN PLASTIC J-LEAD PLCC (28J)	13 Ohms	No
3183PS	16 PIN PLASTIC SMALL OUTLINE - WB ESOIC (16HWE)	13 Ohms	No
3184PS	14 PIN PLASTIC SMALL OUTLINE - NB ESOIC (14HNE)	37.5 Ohms	Yes
3185PS	14 PIN PLASTIC SMALL OUTLINE - NB ESOIC (14HNE)	37.5 Ohms	No
3186PS	14 PIN PLASTIC SMALL OUTLINE - NB ESOIC (14HNE)	0 Ohms	No
3188PS	16 PIN PLASTIC SMALL OUTLINE - NB ESOIC (16HNE)	0 Ohms	No

Legend: ESOIC - Thermally Enhanced Small Outline Package (SOIC with built-in heat sink) NB - Narrow Body WB - Wide Body


(1) Gold terminal finish is Pb-Free, RoHS compliant.

(2) Only available with '3182PJ'.


# **REVISION HISTORY**

Revision	Date	Description of Change
DS3182, Rev. K	03/19/09	Clarified the temperature ranges, and Note (2) in the Ordering Information.






# HOLT Z



# HOLT J

# HI-318X PACKAGE DIMENSIONS



# HOLT Z

# **HI-318X PACKAGE DIMENSIONS**

