

Maximum Ratings (@T_A = +25°C, unless otherwise specified.)

Characteristic			Symbol	Value	Unit
Source -Source Voltage			V _{SSS}	30	V
Gate-Source Voltage (Note 5)			V _{GSS}	±20	V
Continuous Source Current @ T _A = +25°C (Note 6)	Steady State	T _A = +25°C	I _S	14.6	A
		T _A = +70°C		11.6	
Pulsed Source Current @ T _A = +25°C (Notes 6 & 7)			I _{SM}	80	A

Thermal Characteristics


Characteristic	Symbol	Value	Unit
Power Dissipation, @ T _A = +25°C (Note 6)	P _D	2.7	W
Thermal Resistance, Junction to Ambient @ T _A = +25°C (Note 6)	R _{θJA}	46.9	°C/W
Operating and Storage Temperature Range	T _J , T _{STG}	-55 to +150	°C

Electrical Characteristics (@T_A = +25°C, unless otherwise specified.)


Characteristic	Symbol	Min	Typ	Max	Unit	Test Condition
OFF CHARACTERISTICS (Note 8)						
Source to Source Breakdown Voltage T _J = +25°C	BV _{SSS}	30	—	—	V	I _S = 250μA, V _{GS} = 0V TEST CIRCUIT 1
Zero Gate Voltage Source Current T _J = +25°C	I _{SSS}	—	—	1.0	μA	V _{SS} = 24V, V _{GS} = 0V TEST CIRCUIT 1
Gate-Body Leakage	I _{GSS}	—	—	10	μA	V _{GS} = ±20V, V _{DS} = 0V TEST CIRCUIT 2
ON CHARACTERISTICS (Note 8)						
Gate Threshold Voltage	V _{GS(TH)}	1.3	1.6	2.3	V	V _{SS} = 10V, I _S = 250μA TEST CIRCUIT 3
Static Source -Source On-Resistance	R _{SS(ON)}	—	6.1 8.1	7.8 11	mΩ	V _{GS} = 10 V, I _S = 7.0A TEST CIRCUIT 5 V _{GS} = 4.5V, I _S = 7.0A TEST CIRCUIT 5
Body Diode Forward Voltage	V _{F(S-S)}	—	0.8	—	V	I _F = 7.0A, V _{GS} = 0V, TEST CIRCUIT 6
DYNAMIC CHARACTERISTICS (Note 9)						
Input Capacitance	C _{iss}	—	1476	—	pF	V _{SS} = 15V, V _{GS} = 0V, f = 1.0MHz TEST CIRCUIT 7
Output Capacitance	C _{oss}	—	204	—		
Reverse Transfer Capacitance	C _{rss}	—	97	—		
Gate Resistance	R _g	—	436.8	—	Ω	V _{SS} = 0V, V _{GS} = 0V, f = 1MHz
Total Gate Charge (10V)	Q _g	—	31.3	—	nC	V _{SS} = 15V, I _S = 7A TEST CIRCUIT 9
Total Gate Charge (4.5V)	Q _g	—	15.8	—	nC	
Gate-Source Charge	Q _{gs}	—	4.7	—	nC	
Gate-Drain Charge	Q _{gd}	—	6.3	—	nC	
Gate Charge at V _{TH}	Q _{g(TH)}	—	3.1	—	nC	
Turn-On Delay Time	t _{D(ON)}	—	186	—	ns	V _{SS} = 15V, R _L = 2.1Ω, I _S = 7A TEST CIRCUIT 8
Turn-On Rise Time	t _R	—	314	—	ns	
Turn-Off Delay Time	t _{D(OFF)}	—	928	—	ns	
Turn-Off Fall Time	t _F	—	858	—	ns	

- Notes:
- AEC-Q101 V_{GS} maximum is 16V.
 - Device mounted on FR-4 material with 1inch² (6.45cm²), 2oz (0.071mm thick) Cu.
 - Repetitive rating, pulse width limited by junction temperature.
 - Short duration pulse test used to minimize self-heating effect.
 - Guaranteed by design. Not subject to production testing.


Test Circuits




TEST CIRCUIT 1 I_{SSS}




TEST CIRCUIT 2 I_{GSS}
When FET1 is measured, between GATE and SOURCE of FET2 are shorted.




TEST CIRCUIT 3 $V_{GS(OFF)}$
When FET1 is measured, between GATE and SOURCE of FET2 are shorted.



TEST CIRCUIT 4 $|y_{fs}|$
 $\Delta I_S / \Delta V_{GS}$




TEST CIRCUIT 5 $R_{SS(ON)}$
 V_{SS} / I_S




TEST CIRCUIT 6 $V_{F(S-S)}$
When FET1 is measured, FET2 is added $V_{GS} + 4.5V$.


Test Circuits (Cont.)



TEST CIRCUIT 7



TEST CIRCUIT 8 $t_{d(on)}$, t_r , $t_{d(off)}$, t_r



TEST CIRCUIT 9 Q_G




Figure 1. Typical Output Characteristic




Figure 2. Typical Transfer Characteristic




Figure 3. Typical On-Resistance vs. Drain Current and Gate Voltage




Figure 4. Typical Transfer Characteristic




Figure 5. Typical On-Resistance vs. Drain Current and Junction Temperature




Figure 6. On-Resistance Variation with Junction Temperature




Figure 7. On-Resistance Variation with Junction Temperature




Figure 8. Gate Threshold Variation vs. Junction Temperature




Figure 9. Diode Forward Voltage vs. Current




Figure 10. Typical Junction Capacitance




Figure 11. Gate Charge




Figure 12. SOA, Safe Operation Area





Figure 13. Transient Thermal Resistance


Package Outline Dimensions

Please see <http://www.diodes.com/package-outlines.html> for the latest version.



Suggested Pad Layout

Please see <http://www.diodes.com/package-outlines.html> for the latest version.



IMPORTANT NOTICE

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel. Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes Incorporated.

LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

A. Life support devices or systems are devices or systems which:

1. are intended to implant into the body, or
2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.

B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2017, Diodes Incorporated

www.diodes.com