

# Logic Block Diagram – CY7C1461KV33





# Logic Block Diagram – CY7C1463KV33





# Contents

Pin Configurations	5
Pin Definitions	7
Functional Overview	8
Single Read Accesses	8
Burst Read Accesses	8
Single Write Accesses	8
Burst Write Accesses	9
Sleep Mode	9
Interleaved Burst Address Table	9
Linear Burst Address Table	9
ZZ Mode Electrical Characteristics	9
Truth Table	10
Partial Truth Table for Read/Write	11
Partial Truth Table for Read/Write	11
Maximum Ratings	12
Operating Range	12
Neutron Soft Error Immunity	12
Electrical Characteristics	12

Capacitance	14
Thermal Resistance	14
AC Test Loads and Waveforms	14
Switching Characteristics	15
Switching Waveforms	16
Ordering Information	19
Ordering Code Definitions	19
Package Diagram	20
Acronyms	21
Document Conventions	21
Units of Measure	21
Document History Page	22
Sales, Solutions, and Legal Information	23
Worldwide Sales and Design Support	23
Products	23
PSoC®Solutions	23
Cypress Developer Community	23
Technical Support	23



### **Pin Configurations**

Figure 1. 100-pin TQFP pinout





#### Pin Configurations (continued)

Figure 2. 100-pin TQFP pinout





# **Pin Definitions**

Pin Name	I/O	Description			
A <sub>0</sub> , A <sub>1</sub> , A	Input-Synchronous	<b>Address Inputs</b> . Used to select one of the address locations. Sampled at the rising edge of the CLK. $A_{[1:0]}$ are fed to the two-bit burst counter.			
$\frac{BW}{BW}_{A}, \frac{BW}{BW}_{B}, BW_{C}, BW_{D}$	Input-Synchronous	Byte Write Inputs, Active LOW. Qualified with WE to conduct writes to the SRAM. Sampled on the rising edge of CLK.			
WE	Input-Synchronous	Write Enable Input, Active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.			
ADV/LD	Input-Synchronous	Advance or Load Input. Used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After deselecting, drive ADV/LD LOW to load a new address.			
CLK	Input-Clock	<b>Clock Input</b> . Used to cap <u>ture</u> all synchronous inputs to the device. CLK is qualified with $\overline{CEN}$ . CLK is only recognized if CEN is active LOW.			
CE1	Input-Synchronous	Chip Enable 1 Input, Active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select or deselect the device.			
CE <sub>2</sub>	Input-Synchronous	<u>Chip Enable 2 Input, Active HIGH.</u> Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select or deselect the device.			
CE <sub>3</sub>	Input-Synchronous	<b><u>Chip</u> Enable 3 Input, Active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select or deselect the device.			
ŌĒ	Input-Asynchronous	<b>Output Enable, Asynchronous Input, Active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated and act as input data pins. OE is masked during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected.			
CEN	Input-Synchronous	<b>Clock Enable Input, Active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted <u>HIG</u> H the clock signal is masked. Because deasserting CEN does not deselect the device, use CEN to extend the previous cycle when required.			
ZZ	Input-Asynchronous	<b>ZZ "Sleep" Input</b> . This active HIGH input places the device in a non time critical sleep condition with data integrity preserved. During normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.			
DQ <sub>s</sub>	I/O-Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by the addresses presented during the read cycle. The direction of the pins is controlled by OE. When OE is asserted LOW, the pins behave as outputs. When HIGH, $DQ_s$ and $DQP_{[A:D]}$ are placed in a tri-state condition. The outputs are automatically tri-stated during the data portion of a write sequence, during the first clock when <u>em</u> erging from a deselected state, and when the device is deselected, regardless of the state of OE.			
DQP <sub>X</sub>	I/O-Synchronous	<b>Bidirectional Data Parity I/O Lines.</b> Functionally, these signals are identical to $DQ_s$ . During write sequences, $DQP_X$ is controlled by $BW_X$ correspondingly.			
MODE	Input Strap Pin	<b>Mode Input.</b> Selects the burst order of the device. When tied to Gnd selects linear burst sequence. When tied to $V_{DD}$ or left floating selects interleaved burst sequence.			
V <sub>DD</sub>	Power Supply	Power Supply Inputs to the Core of the Device.			
V <sub>DDQ</sub>	I/O Power Supply	Power Supply for I/O Circuitry.			
V <sub>SS</sub>	Ground	Ground for the Device.			
NC	N/A	No Connects. Not internally connected to the die.			
NC/72M	N/A	Not Connected to the Die. Can be tied to any voltage level.			
NC/144M	N/A	Not Connected to the Die. Can be tied to any voltage level.			
NC/288M	N/A	Not Connected to the Die. Can be tied to any voltage level.			



#### Pin Definitions (continued)

Pin Name	I/O	Description
NC/576M	N/A	Not Connected to the Die. Can be tied to any voltage level.
NC/1G	N/A	Not Connected to the Die. Can be tied to any voltage level.

#### **Functional Overview**

The CY7C1461KV33/CY7C1463KV33 are synchronous flow through burst SRAMs designed specifically to eliminate wait states during Write-Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the clock enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. Maximum access delay from the clock rise ( $t_{CDV}$ ) is 6.5 ns (133 MHz device).

Accesses can be initiated by asserting all three chip enables  $(CE_1, CE_2, CE_3)$  active at the rising edge of the clock. If CEN is active LOW and ADV/LD is asserted LOW, the address presented to the device is latched. The access can either be a read or <u>write operation</u>, depending on the status of the write enable (WE). BW<sub>x</sub> can be used to conduct byte write operations.

Write operations are qualified by the Write Enable ( $\overline{\text{WE}}$ ). All writes are simplified with on-chip synchronous self timed write circuitry.

Three synchronous chip enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous output enable ( $\overline{OE}$ ) simplify depth expansion. All operations (reads, writes, and deselects) are pipelined. ADV/LD must be driven LOW after the device is deselected to load a new address for the next operation.

#### Single Read Accesses

A read access is initiated when these conditions are satisfied at clock rise:

- CEN is asserted LOW
- $\blacksquare$   $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{CE}_3$  are ALL asserted active
- The write enable input signal WE is deasserted HIGH
- ADV/LD is asserted LOW

The address presented to the address inputs is latched into the address register and presented to the memory array and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the output buffers. The data is available within 6.5 ns (133 MHz device) provided  $\overline{OE}$  is active LOW. After the first clock of the read access, the output buffers are controlled by  $\overline{OE}$  and the internal control logic.  $\overline{OE}$  must be driven LOW for the device to drive out the requested data. On the subsequent clock, another operation (Read/Write/Deselect) can be initiated. When the SRAM is deselected at clock rise by one of the chip enable signals, its output is tri-stated immediately.

#### Burst Read Accesses

The CY7C1461KV33/CY7C1463KV33 have an on-chip burst counter that provides the ability to supply a single address and conduct up to four reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in Single Read Accesses. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wraps around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enable inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (read or write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $\overline{CE}_1, \underline{CE}_2$ , and  $\overline{CE}_3$  are ALL asserted active, and (3) the write signal WE is asserted LOW. The address presented to the address bus is loaded into the address register. The write signals are latched into the control logic block. The data lines are automatically tri-stated regardless of the state of the  $\overline{OE}$  input signal. This allows the external logic to present the data on DQs and DQP<sub>X</sub>.

On the next clock rise the data presented to DQs and DQP<sub>X</sub> (or a subset for byte write operations, see Truth Table on page 10 for details) inputs is latched into the device and the write is complete. Additional accesses (read/write/deselect) can be initiated on this cycle.

The data written during the write operation is controlled by  $\overline{BW}_X$  signals. The CY7C1461KV33/CY7C1463KV33 provide byte write capability that is described in the truth table. Asserting the (WE) with the selected byte write select input selectively writes to only the desired bytes. Bytes not selected during a byte write operation remains unaltered. A synchronous self timed write mechanism is provided to simplify the write operations. Byte write capability is included to greatly simplify Read/Modify/Write sequences, which can be reduced to simple byte write operations.

Because the CY7C1461KV33/CY7C1463KV33 are common I/O devices, data must not <u>be</u> driven into the device when the outputs are active. The  $\overline{OE}$  can be deasserted HIGH before presenting data to the DQs and DQP<sub>X</sub> inputs. This tri-states the output drivers. As a safety precaution, DQs and DQP<sub>X</sub> are automatically tri-stated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .



#### **Burst Write Accesses**

The CY7C1461KV33/CY7C1463KV33 have an on-chip burst counter that provides the ability to supply a single address and conduct up to four write operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in the Single Write Accesses section. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ ) and  $\overline{WE}$  inputs are ignored and the burst counter is incremented. The correct  $\overline{BW}_X$  inputs must be driven in each cycle of the burst write, to write the correct bytes of data.

#### Sleep Mode

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation sleep mode. Two clock cycles are required to enter into or exit from this sleep mode. When in this mode, data integrity is guaranteed. Accesses pending when entering the sleep mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the sleep mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of  $t_{ZZREC}$  after the ZZ input returns LOW.

#### Interleaved Burst Address Table

(MODE = Floating or  $V_{DD}$ )

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

#### Linear Burst Address Table

(MODE = GND)

First Address A1: A0	Second Address A1: A0	Third Address A1: A0	Fourth Address A1: A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

#### ZZ Mode Electrical Characteristics

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2 V$	_	75	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2 V$	_	2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>≤</u> 0.2 V	2t <sub>CYC</sub>	-	ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled	_	2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0	_	ns



### **Truth Table**

The truth table for CY7C1461KV33/CY7C1463KV33 follows. [1, 2, 3, 4, 5, 6, 7]

Operation	Address Used	CE <sub>1</sub>	CE2	CE <sub>3</sub>	ZZ	ADV/LD	WE	$\overline{\text{BW}}_{X}$	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	Х	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	Х	Н	L	L	Х	Х	Х	L	L->H	Tri-State
Deselect Cycle	None	Х	L	Х	L	L	Х	Х	Х	L	L->H	Tri-State
Continue Deselect Cycle	None	Х	Х	Х	L	Н	Х	Х	Х	L	L->H	Tri-State
Read Cycle (Begin Burst)	External	L	Н	L	L	L	Н	Х	L	L	L->H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	L	L	L->H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	Н	L	L	L	Н	Х	Н	L	L->H	Tri-State
Dummy Read (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Х	Н	L	L->H	Tri-State
Write Cycle (Begin Burst)	External	L	Н	L	L	L	L	L	Х	L	L->H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	Х	Х	L	Н	Х	L	Х	L	L->H	Data In (D)
NOP/Write Abort (Begin Burst)	None	L	Н	L	L	L	L	Н	Х	L	L->H	Tri-State
Write Abort (Continue Burst)	Next	Х	Х	Х	L	Н	Х	Н	Х	L	L->H	Tri-State
Ignore Clock Edge (Stall)	Current	Х	Х	Х	L	Х	Х	Х	Х	Н	L->H	-
Sleep Mode	None	Х	Х	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

Notes

- Notes

   X = "Don't Care." H = logic HIGH, L = logic LOW. BWx = L signifies at least one byte write select is active, BWx = Valid signifies that the desired byte write selects are asserted, see truth table for details.
   Write is defined by BWx, and WE. See truth table for read or write.
   When a write cycle is detected, all IOs are tri-stated, even during byte writes.
   <u>The DQs and DQPx</u> pins are controlled by the current cycle and the OE signal. OE is asynchronous and is not sampled with the clock.
   <u>CEN = H</u>, inserts wait states.
   <u>Device</u> powers up deselected and the IOs in a tri-state condition, regardless of OE.
   OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQP<sub>X</sub> = Tri-state when OE is inactive or when the device is deselected, and DQs and DQP<sub>X</sub> = data when OE is active.



### Partial Truth Table for Read/Write

The partial truth table for read/write for CY7C1461KV33 is as follows. [8, 9]

Function (CY7C1461KV33)	WE	BWA	BWB	BWc	BWD
Read	Н	Х	Х	Х	Х
Write – No Bytes Written	L	Н	Н	Н	Н
Write Byte A – (DQ <sub>A</sub> and DQP <sub>A</sub> )	L	L	Н	Н	Н
Write Byte B – (DQ <sub>B</sub> and DQP <sub>B</sub> )	L	Н	L	Н	Н
Write Byte C – (DQ <sub>C</sub> and DQP <sub>C</sub> )	L	Н	Н	L	Н
Write Byte D – (DQ <sub>D</sub> and DQP <sub>D</sub> )	L	Н	Н	Н	L
Write All Bytes	L	L	L	L	L

### Partial Truth Table for Read/Write

The partial truth table for read/write for CY7C1463KV33 is as follows. <sup>[8, 9]</sup>

Function (CY7C1463KV33)	WE	BW <sub>b</sub>	BWa
Read	Н	Х	Х
Write – No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	L
Write Byte b – $(DQ_b \text{ and } DQP_b)$	L	L	Н
Write Both Bytes	L	L	L

Notes

8. X = "Don't Care." H = logic HIGH, L = logic LOW. BWx = L signifies at least one byte write select is active, BWx = Valid signifies that the desired byte write selects are asserted, see truth table for details.

9. Table only lists a partial listing of the byte write combinations. Any combination of  $\overline{BW}_X$  is valid. Appropriate write is done based on which byte write is active.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

–65 °C to +150 °C
–55 °C to +125 °C
0–0.5 V to +4.6 V
D –0.5 V to +V <sub>DD</sub>
0.5 V to V <sub>DDQ</sub> + 0.5 V
-0.5 V to V <sub>DD</sub> + 0.5 V
> 2001 V 

### **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0 °C to +70 °C	3.3 V – 5% /	2.5 V – 5% to
Industrial	–40 °C to +85 °C	+10%	$V_{DD}$

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit
LSBU	Logical Single-Bit Upsets	25 °C	<5	5	FIT/ Mb
LMBU	Logical Multi-Bit Upsets	25 °C	0	0.01	FIT/ Mb
SEL	Single Event Latch up	85 °C	0	0.1	FIT/ Dev
* No LMBU or SEL events occurred during testing; this column represents a statistical ½, 95% confidence limit calculation. For more details refer to Application Note AN54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Seduce Pates"					

# **Electrical Characteristics**

#### Over the Operating Range

Parameter <sup>[10, 11]</sup>	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power supply voltage	-	3.135	3.6	V
V <sub>DDQ</sub>	I/O supply voltage	for 3.3 V I/O	3.135	V <sub>DD</sub>	V
		for 2.5 V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH voltage	for 3.3 V I/O, I <sub>OH</sub> = -4.0 mA	2.4	-	V
		for 2.5 V I/O, I <sub>OH</sub> = –1.0 mA	2.0	-	V
V <sub>OL</sub>	Output LOW voltage	for 3.3 V I/O, I <sub>OL</sub> = 8.0 mA	-	0.4	V
		for 2.5 V I/O, I <sub>OL</sub> = 1.0 mA	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage <sup>[10]</sup>	for 3.3 V I/O	2.0	V <sub>DD</sub> + 0.3 V	V
		for 2.5 V I/O	1.7	V <sub>DD</sub> + 0.3 V	V
V <sub>IL</sub>	Input LOW voltage <sup>[10]</sup>	for 3.3 V I/O	-0.3	0.8	V
		for 2.5 V I/O	-0.3	0.7	V
I <sub>X</sub>	Input leakage current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA
	Input current of MODE	Input = V <sub>SS</sub>	-30	-	μA
		Input = V <sub>DD</sub>	-	5	μA
	Input current of ZZ	Input = V <sub>SS</sub>	-5	-	μA
		Input = V <sub>DD</sub>	-	30	μA
I <sub>OZ</sub>	Output leakage current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	-5	5	μA

#### Notes

10. Overshoot:  $V_{IH}(AC) < V_{DD} + 1.5 V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2 V$  (Pulse width less than  $t_{CYC}/2$ ). 11.  $T_{Power-up}$ : Assumes a linear ramp from 0 V to  $V_{DD}(min.)$  within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ .



# Electrical Characteristics (continued)

#### Over the Operating Range

Parameter [10, 11]	Description	Test Con	ditions		Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> operating supply current	$V_{DD} = Max,$	7.5 ns cycle,	× 18	_	150	mA
		$f = f_{MAX} = 1/t_{CYC}$	133 10112	× 36	-	170	
I <sub>SB1</sub>	Automatic CE power down	V <sub>DD</sub> = Max,	7.5 ns cycle,	× 18	_	85	mA
	current – TTL inputs	Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , $f = f_{MAX}$ , Inputs Switching	133 MHz	× 36	-	90	
I <sub>SB2</sub>	Automatic CE Power down	V <sub>DD</sub> = Max,	7.5 ns cycle,	× 18	_	75	mA
	current – CMOS inputs	Device Deselected, $V_{INI} \le 0.3 \text{ V or}$	ected, 133 MHz	× 36		80	
		$V_{IN} \ge V_{DD} - 0.3 V,$ f = 0, Inputs Static					
I <sub>SB3</sub>	Automatic CE power down	V <sub>DD</sub> = Max,	7.5 ns cycle,	× 18	_	85	mA
	current – CMOS inputs	$\begin{array}{l} \mbox{Device Deselected,} \\ V_{IN} \leq 0.3 \ V \ or \\ V_{IN} \geq V_{DDQ} - 0.3 \ V, \\ f = f_{MAX}, \\ \mbox{Inputs Switching} \end{array}$	133 MHz	× 36		90	
I <sub>SB4</sub>	Automatic CE power down	V <sub>DD</sub> = Max,	7.5 ns cycle,	× 18	_	75	mA
	current – TTL inputs	$\label{eq:VIN} \begin{array}{l} \text{Device Deselected,} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{DD}} - 0.3 \text{ V or} \\ \text{V}_{\text{IN}} \leq 0.3 \text{ V,} \\ \text{f = 0,} \\ \text{Inputs Static} \end{array}$	133 MHz	× 36	-	80	



## Capacitance

In the following table, the capacitance parameters are listed.

Parameter [12]	Description	Test Conditions	100-pin TQFP Max	Unit
C <sub>IN</sub>	Input capacitance	$T_{A} = 25 \text{ °C}, f = 1 \text{ MHz},$	5	pF
C <sub>CLK</sub>	Clock input capacitance	$V_{DD} = 3.3 \text{ V}, V_{DDQ} = 2.5 \text{ V}$	5	pF
C <sub>IO</sub>	Input/output capacitance		5	pF

# Thermal Resistance

In the following table, the thermal resistance parameters are listed.

Parameter [12]	Description	Test Condition	ns	100-pin TQFP Package	Unit
$\Theta_{JA}$	Thermal resistance	Test conditions follow standard test	With Still Air (0 m/s)	35.36	°C/W
	(junction to ambient)	methods and procedures for measuring thermal impedance.	With Air Flow (1 m/s)	31.30	°C/W
		per EIA/JESD51.	With Air Flow (3 m/s)	28.86	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		_	7.52	°C/W
Θ <sub>JB</sub>	Thermal resistance (junction to board)			28.89	°C/W

### AC Test Loads and Waveforms

#### Figure 3. AC Test Loads and Waveforms



Note

12. Tested initially and after any design or process change that may affect these parameters.



### **Switching Characteristics**

Over the Operating Range

Baramatar [13, 14]	Description	133	Unit	
Falameter	Description			Max
t <sub>POWER</sub> <sup>[15]</sup>	_	1	-	ms
Clock				
t <sub>CYC</sub>	Clock Cycle Time	7.5	-	ns
t <sub>CH</sub>	Clock HIGH	2.5	-	ns
t <sub>CL</sub>	Clock LOW	2.5	-	ns
Output Times				
t <sub>CDV</sub>	Data Output Valid After CLK Rise	-	6.5	ns
t <sub>DOH</sub>	Data Output Hold After CLK Rise	2.5	-	ns
t <sub>CLZ</sub>	Clock to Low Z [16, 17, 18]	2.5	-	ns
t <sub>CHZ</sub>	Clock to High Z <sup>[16, 17, 18]</sup>	-	3.8	ns
t <sub>OEV</sub>	OE LOW to Output Valid	-	3.0	ns
t <sub>OELZ</sub>	OE LOW to Output Low Z <sup>[16, 17, 18]</sup>	0	-	ns
t <sub>OEHZ</sub>	OE HIGH to Output High Z [16, 17, 18]	-	3.0	ns
Setup Times				
t <sub>AS</sub>	Address Setup Before CLK Rise	1.5	-	ns
t <sub>ALS</sub>	ADV/LD Setup Before CLK Rise	1.5	-	ns
t <sub>WES</sub>	WE, BW <sub>X</sub> Setup Before CLK Rise	1.5	-	ns
t <sub>CENS</sub>	CEN Setup Before CLK Rise	1.5	-	ns
t <sub>DS</sub>	Data Input Setup Before CLK Rise	1.5	-	ns
t <sub>CES</sub>	Chip Enable Setup Before CLK Rise	1.5	-	ns
Hold Times				
t <sub>AH</sub>	Address Hold After CLK Rise	0.5	-	ns
t <sub>ALH</sub>	ADV/LD Hold After CLK Rise	0.5	-	ns
t <sub>WEH</sub>	WE, BW <sub>X</sub> Hold After CLK Rise	0.5	-	ns
t <sub>CENH</sub>	CEN Hold After CLK Rise	0.5	_	ns
t <sub>DH</sub>	Data Input Hold After CLK Rise	0.5	_	ns
t <sub>CEH</sub>	Chip Enable Hold After CLK Rise	0.5	_	ns

Notes

13. Timing reference level is 1.5 V when V<sub>DDQ</sub> = 3.3 V and is 1.25 V when V<sub>DDQ</sub> = 2.5 V.
14. Test conditions shown in (a) of Figure 3 on page 14 unless otherwise noted.
15. This part has a voltage regulator internally; t<sub>POWER</sub> is the time that the power needs to be supplied above V<sub>DD</sub>(minimum) initially, before a read or write operation can be initiated.

16.  $t_{CHZ}$ ,  $t_{OELZ}$ , and  $t_{OEHZ}$  are specified with AC test conditions shown in part (b) of Figure 3 on page 14. Transition is measured ± 200 mV from steady-state voltage. 17. At any voltage and temperature,  $t_{OEHZ}$  is less than  $t_{OELZ}$  and  $t_{CHZ}$  is less than  $t_{CLZ}$  to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High Z prior to Low Z under the same system conditions.

18. This parameter is sampled and not 100% tested.



### **Switching Waveforms**

Figure 4. Read/Write Waveforms <sup>[19, 20, 21]</sup>



Notes 19. For this waveform <u>ZZ</u> is tied LOW.

20. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH.

21. Order of the burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



#### Switching Waveforms (continued)



Figure 5. NOP, STALL, and DESELECT Cycles <sup>[22, 23, 24]</sup>

Notes

22. For this waveform ZZ is tied LOW. 23. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 24. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates  $\overline{CEN}$  being used to create a pause. A write is not performed during this cycle.



### Switching Waveforms (continued)





**Notes** 25. Device must be deselected when entering ZZ mode. See truth table for all possible signal conditions to deselect the device. 26. DQs are in High Z when exiting ZZ sleep mode.



### **Ordering Information**

Table 1 lists the ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

#### Table 1. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
133	CY7C1461KV33-133AXC	51-85050	100-pin TQFP (14 × 20 × 1.4 mm) Pb-free	Commercial
	CY7C1463KV33-133AXC			
	CY7C1461KV33-133AXI			Industrial

#### **Ordering Code Definitions**





### Package Diagram



Figure 7. 100-pin TQFP (14 × 20 × 1.4 mm) A100RA Package Outline, 51-85050



1. JEDEC STD REF MS-026

2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH 3. DIMENSIONS IN MILLIMETERS

51-85050 \*E



### Acronyms

#### Table 2. Acronyms Used in this Document

Acronym	Description
CE	Chip Enable
CEN	Clock Enable
CMOS	Complementary Metal Oxide Semiconductor
I/O	Input/Output
NoBL	No Bus Latency
OE	Output Enable
SRAM	Static Random Access Memory
TQFP	Thin Quad Flat Pack
WE	Write Enable

### **Document Conventions**

#### **Units of Measure**

#### Table 3. Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
μA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
pF	picofarad
V	volt
W	watt



# **Document History Page**

Document Document	Document Title: CY7C1461KV33/CY7C1463KV33, 36-Mbit (1M × 36/2M × 18) Flow-Through SRAM with NoBL™ Architecture Document Number: 001-66681						
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change			
*E	4680529	04/09/2015	PRIT	Changed status from Preliminary to Final.			
*F	4757974	05/07/2015	DEVM	Updated Functional Overview: Updated ZZ Mode Electrical Characteristics: Changed maximum value of I <sub>DDZZ</sub> parameter from 89 mA to 75 mA.			
*G	5298825	06/07/2016	PRIT	Added Industrial Temperature Range related information in all instances across the document. Updated Neutron Soft Error Immunity: Updated details in "Typ" and "Max" columns corresponding to LSBU parameter. Updated Ordering Information: Updated part numbers. Updated to new template.			



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC<sup>®</sup>Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Forums | Projects | Video | Blogs | Training | Components

Technical Support cypress.com/support

© Cypress Semiconductor Corporation, 2011-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and ober countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or juniercity through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware solely for use with Cypress hardware solely for use or Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

#### Document Number: 001-66681 Rev. \*G

#### Revised June 7, 2016

Page 23 of 23

NoBL and No Bus Latency are trademarks of Cypress Semiconductor Corporation. ZBT is a trademark of Integrated Device Technology, Inc.