TABLE OF CONTENTS

Features
Applications1
General Description1
Functional Block Diagram1
Revision History
Specifications
Package Characteristics5
Regulatory Information5
Insulation and Safety Related Specifications
Recommended Operating Conditions
DIN V VDE V 0884-10 (VDE V 0884-10) Insulation
Characteristics
Absolute Maximum Ratings7
ESD Caution7
Pin Configuration and Function Descriptions

REVISION HISTORY

2/13—Revision 0: Initial Version

Typical Performance Characteristics	9
Test Circuits	3
Applications Information 14	4
Theory of Operation14	4
Accuracy Circuit Operation1	4
Isolated Amplifier Circuit Operation1	4
Application Block Diagram1	5
Setting the Output Voltage1	5
DOSA Module Application1	5
DC Correctness and Magnetic Field Immunity	6
Insulation Lifetime1	7
Packaging and Ordering Information1	8
Outline Dimensions1	8
Ordering Guide1	8
Automotive Products1	8

SPECIFICATIONS

 $V_{DD1} = V_{DD2} = 3 V$ to 20 V for $T_A = T_{MIN}$ to T_{MAX} . All typical specifications are at $T_A = 25^{\circ}C$ and $V_{DD1} = V_{DD2} = 5 V$, unless otherwise noted.

Table 1. Parameter	Test Conditions/Comments	Min	Тур	Мах	Unit
ACCURACY	$(1.225 \text{ V} - \text{EA}_{\text{OUT}})/1.225 \text{ V} \times 100\%$; see Figure 27		Typ	Μαλ	Unit
Initial Error	$T_A = 25^{\circ}C$		0.25	0.5	%
Total Error	$T_A = 23 C$ $T_A = T_{MIN}$ to T_{MAX}		0.25	0.5 1	%
OP AMP			0.5	I	70
Offset Error		-5	±2.5	+5	mV
Open-Loop Gain		66	±2.5 80	ŦJ	dB
Input Common-Mode Range		0.35	00	1.5	V
Gain Bandwidth Product		0.55	10	1.5	v MHz
Common-Mode Rejection			72		dB
Input Capacitance			2		pF
Output Voltage Range	COMP pin	0.2	2	2.7	V
Input Bias Current		0.2	0.01	2.7	μA
REFERENCE			0.01		μΛ
Output Voltage	0 mA to 1 mA load, $C_{REFOUT} = 15 \text{ pF}$				
Sulput voltage	$T_A = 25^{\circ}C$	1.215	1.225	1.235	v
	$T_A = 23 C$ $T_A = T_{MIN}$ to T_{MAX}	1.213	1.225	1.235	v
Output Current	$C_{\text{REFOUT}} = 15 \text{ pF}$	2.0	1.225	1.237	mA
UVLO		2.0			IIIA
Positive Going Threshold			2.8	2.96	v
Negative Going Threshold		2.4	2.8	2.90	v
EA _{out} Impedance	V_{DD2} or $V_{DD1} < UVLO$ threshold	2.4	2.0 High-Z		Ω
	See Figure 29		nigii-z		12
Output Gain ¹	See Figure 29				
A, B, S, and T Grades	From COMP to EA _{OUT} , 0.4 V to 2.1 V, \pm 3 mA	0.9	1.0	1.1	V/V
A, b, 5, and 1 Glades	From EA _{out} to EA _{out} , 0.4 V to 2.1 V, ±1 mA,	2.34	2.6	2.86	V/V V/V
	$V_{DD1} = 20 V$	2.54	2.0	2.00	V/ V
WS and WT Grades	From COMP to EAout, 0.4 V to 2.1 V, ±3 mA	0.83	1.0	1.17	V/V
	From EA _{OUT} to EA _{OUT2} , 0.4 V to 2.1 V, ± 1 mA,	2.5	2.6	2.7	V/V
	$V_{DD1} = 20 V$				
Output Offset Voltage	From COMP to EAout, 0.4 V to 2.1 V, ±3 mA	-0.2	+0.05	+0.2	V
	From EAout to EAout2, 0.4 V to 2.1 V, ±1 mA,	-0.1	+0.01	+0.1	V
	$V_{DD1} = 20 V$				
Output Linearity ²	From COMP to EA _{OUT} , 0.4 V to 2.1 V, ±3 mA	-1.0	+0.15	+1.0	%
	From EA _{OUT} to EA _{OUT2} , 0.4 V to 2.1 V, \pm 1 mA, V _{DD1} = 20 V	-1.0	+0.1	+1.0	%
Output –3 dB Bandwidth	From COMP to EA _{OUT} , 0.4 V to 2.1 V, \pm 3 mA, and from COMP to EA _{OUT2} , 0.4 V to 2.1 V, \pm 1 mA, V _{DD1} = 20 V				
A, S, and WS Grades		100	200		kHz
B, T, and WT Grades		250	400		kHz
Output Voltage, EAout	±3 mA output	250	100		14.12
Low Voltage				0.4	v
High Voltage		2.4	2.7		V
Output Voltage, EA _{OUT2}	±1 mA output	2	2.7		•
Low Voltage	$V_{DD1} = 4.5 V \text{ to } 5.5 V$		0.3	0.6	v
Low voltage	$V_{DD1} = 10 \text{ V to } 20 \text{ V}$		0.3	0.6	v
High Voltage	$V_{DD1} = 4.5 \text{ V to } 5.5 \text{ V}$	4.8	4.9	0.0	v
	$V_{DD1} = 10 \text{ V to } 20 \text{ V}$	5.0	5.4		v
Noise, EA _{out}	See Figure 15	5.0	1.7		mV rms
Noise, EA _{OUT2}	See Figure 15		4.8		mV rms

Rev. A | Page 3 of 18

Parameter	Min	Тур	Max	Unit	
POWER SUPPLY					
Operating Range, Side 1	V _{DD1}	3.0		20	V
Operating Range, Side 2	V _{DD2}	3.0		20	V
Power Supply Rejection	$DC, V_{DD1} = V_{DD2} = 3 V \text{ to } 20 V$	60			dB
Supply Current					
I _{DD1}	See Figure 4		1.4	2.0	mA
IDD2	See Figure 5		2.9	5.0	mA

¹ Output gain is defined as the slope of the best-fit line of the output voltage vs. the input voltage over the specified input range, with the offset error adjusted out. ² Output linearity is defined as the peak-to-peak output deviation from the best-fit line of the output gain, expressed as a percentage of the full-scale output voltage.

PACKAGE CHARACTERISTICS

Parameter	Symbol	Min	Тур	Max	Unit	Test Conditions/Comments
RESISTANCE						
Input-to-Output ¹	R _{I-O}		10 ¹³		Ω	
CAPACITANCE						
Input-to-Output1	CI-O		2.2		рF	f = 1 MHz
Input Capacitance ²	Cı		4.0		pF	
IC JUNCTION-TO-AMBIENT THERMAL RESISTANCE						Thermocouple located at center of package underside
16-Lead QSOP	θ _{JA}		76		°C/W	

¹ The device is considered a 2-terminal device; Pin 1 through Pin 8 are shorted together, and Pin 9 through Pin 16 are shorted together. ² Input capacitance is from any input data pin to ground.

REGULATORY INFORMATION

The ADuM3190 is approved by the organizations listed in Table 3. See Table 8 and the Insulation Lifetime section for recommended maximum working voltages for specific cross-isolation waveforms and insulation levels.

Table 3.

UL	CSA	VDE
Recognized Under 1577 Component Recognition Program ¹	Approved under CSA Component Acceptance Notice #5A	Certified according to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12 ²
Single Protection, 2500 V rms Isolation Voltage, 16-Lead QSOP	Basic insulation per CSA 60950-1-03 and IEC 60950-1, 400 V rms (565 V peak) maximum working voltage	Reinforced insulation, 565 V peak
File E214400	File 205078	File 2471900-4880-0001

¹ In accordance with UL 1577, each ADuM3190 is proof tested by applying an insulation test voltage \geq 3000 V rms for 1 sec (current leakage detection limit = 5 μ A). ² In accordance with DIN V VDE V 0884-10, each ADuM3190 is proof tested by applying an insulation test voltage \geq 1050 V peak for 1 sec (partial discharge detection limit = 5 μ C). The asterisk (*) marked on the component designates DIN V VDE V 0884-10 approval.

INSULATION AND SAFETY RELATED SPECIFICATIONS

Table 4.

Parameter	Symbol	Value	Unit	Test Conditions/Comments
Rated Dielectric Insulation Voltage		2500	V rms	1-minute duration
Minimum External Air Gap (Clearance)	L(I01)	3.8 min	mm	Measured from input terminals to output terminals, shortest distance through air
Minimum External Tracking (Creepage)	L(I02)	3.1 min	mm	Measured from input terminals to output terminals, shortest distance path along body
Minimum Internal Gap (Internal Clearance)		0.017 min	mm	Insulation distance through insulation
Tracking Resistance (Comparative Tracking Index)	CTI	>400	V	DIN IEC 112/VDE 0303, Part 1
Isolation Group		П		Material Group DIN VDE 0110, 1/89, Table 1

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Max	Unit
OPERATING TEMPERATURE BY MODEL	TA			
ADuM3190A/ADuM3190B		-40	+85	°C
ADuM3190S/ADuM3190T		-40	+125	°C
SUPPLY VOLTAGES ¹	V _{DD1} , V _{DD2}	3.0	20	V
INPUT SIGNAL RISE AND FALL TIMES	t _R , t _F		1.0	ms

¹ All voltages are relative to their respective grounds.

DIN V VDE V 0884-10 (VDE V 0884-10) INSULATION CHARACTERISTICS

These isolators are suitable for reinforced isolation only within the safety limit data. Maintenance of the safety data is ensured by protective circuits. The asterisk (*) marking branded on the package denotes DIN V VDE V 0884-10 approval for a 565 V peak working voltage.

Description	Test Conditions/Comments	Symbol	Characteristic	Unit
Installation Classification per DIN VDE 0110				
For Rated Mains Voltage ≤ 150 V rms			l to IV	
For Rated Mains Voltage ≤ 300 V rms			l to III	
For Rated Mains Voltage ≤ 400 V rms			l to ll	
Climatic Classification			40/105/21	
Pollution Degree per DIN VDE 0110, Table 1			2	
Maximum Working Insulation Voltage		VIORM	565	V peak
Input-to-Output Test Voltage, Method B1	$V_{IORM} \times 1.875 = V_{pd(m)}$, 100% production test, $t_{ini} = t_m = 1$ sec, partial discharge < 5 pC	$V_{pd(m)}$	1059	V peak
Input-to-Output Test Voltage, Method A				
After Environmental Tests Subgroup 1	$V_{IORM} \times 1.5 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	848	V peak
After Input and/or Safety Test Subgroup 2 and Subgroup 3	$V_{IORM} \times 1.2 = V_{pd(m)}$, $t_{ini} = 60$ sec, $t_m = 10$ sec, partial discharge < 5 pC	$V_{pd(m)}$	678	V peak
Highest Allowable Overvoltage		VIOTM	4000	V peak
Surge Isolation Voltage	$V_{PEAK} = 10$ kV; 1.2 μ s rise time; 50 μ s, 50% fall time	VIOSM	6250	V peak
Safety Limiting Values	Maximum value allowed in the event of a failure (see Figure 2)			
Case Temperature		Ts	150	°C
Safety Total Dissipated Power		Ps	1.64	W
Insulation Resistance at Ts	$V_{10} = 500 V$	Rs	>109	Ω




Figure 2. Thermal Derating Curve, Dependence of Safety Limiting Values on Case Temperature, per DIN V VDE V 0884-10

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 7.

14010 / 1	
Parameter	Rating
Storage Temperature (Tst) Range	-65°C to +150°C
Ambient Operating Temperature (T _A) Range	–40°C to +125°C
Junction Temperature	-40°C to +150°C
Supply Voltages	
V _{DD1} , V _{DD2} ¹	–0.5 V to +24 V
V _{REG1} , V _{REG2} ¹	–0.5 V to +3.6 V
Input Voltages (+IN, –IN)	–0.5 V to +3.6 V
Output Voltages	
REFout, COMP, REFout1, EAout	–0.5 V to +3.6 V
EA _{OUT2}	–0.5 V to +5.5 V
Output Current per Output Pin	–11 mA to +11 mA
Common-Mode Transients ²	–100 kV/μs to +100 kV/μs

¹ All voltages are relative to their respective grounds.

² Refers to common-mode transients across the insulation barrier. Commonmode transients exceeding the absolute maximum ratings may cause latch-up or permanent damage. Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 8. Maximum Continuous Working Voltage					
Paramete	r Max	د Unit	Constraint		
WAVEFOR	N				
AC Volta	ige				
Bipola	ar 565	V peak	50-year minimum lifetime		
Unipo	olar 113	1 V peak	50-year minimum lifetime		
DC Volta	age 113	1 V peak	50-year minimum lifetime		

Table 8. Maximum Continuous Working Voltage

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Table 9. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	V _{DD1}	Supply Voltage for Side 1 (3.0 V to 20 V). Connect a 1 μ F capacitor between V _{DD1} and GND ₁ .
2	GND ₁	Ground Reference for Side 1.
3	V _{REG1}	Internal Supply Voltage for Side 1. Connect a 1 μ F capacitor between V _{REG1} and GND ₁ .
4	REF OUT1	Reference Output Voltage for Side 1. The maximum capacitance for this pin (CREFOUT1) must not exceed 15 pF.
5	NC	No Connection. Connect Pin 5 to GND1; do not leave this pin floating.
6	EA _{OUT2}	Isolated Output Voltage 2, Open-Drain Output. Connect a pull-up resistor between EA_{OUT2} and V_{DD1} for current up to 1 mA.
7	EAOUT	Isolated Output Voltage.
8	GND1	Ground Reference for Side 1.
9	GND ₂	Ground Reference for Side 2.
10	COMP	Output of the Op Amp. A loop compensation network can be connected between the COMP pin and the –IN pin.
11	-IN	Inverting Op Amp Input. Pin 11 is the connection for the power supply setpoint and compensation network.
12	+IN	Noninverting Op Amp Input. Pin 12 can be used as a reference input.
13	REFOUT	Reference Output Voltage for Side 2. The maximum capacitance for this pin (CREFOUT) must not exceed 15 pF.
14	V _{REG2}	Internal Supply Voltage for Side 2. Connect a 1 μ F capacitor between V _{REG2} and GND ₂ .
15	GND ₂	Ground Reference for Side 2.
16	V _{DD2}	Supply Voltage for Side 2 (3.0 V to 20 V). Connect a 1 μ F capacitor between V _{DD2} and GND ₂ .

11335-022

TYPICAL PERFORMANCE CHARACTERISTICS







Figure 4. Typical IDD1 Supply Current vs. Temperature









-2

_3 └ _40

-20

0

20

40 60

TEMPERATURE (°C)

Figure 9. Op Amp Offset Voltage vs. Temperature

80

100 120 140

11335-026

11335-027


140

11335-028


120


140

120



Data Sheet











Figure 18. EAOUT Gain Distribution at -40°C











Figure 21. EAout Offset Voltage Distribution at -40°C






Figure 23. EA_{\rm OUT} Accuracy Voltage Distribution at 125°C




Figure 24. EAout Accuracy Voltage Distribution at -40°C




Figure 25. Output 100 kHz Signal with Test Circuit 3, Channel 1 = +IN, Channel 2 = EA_{OUT}, Channel 3 = EA_{OUT2}




Figure 26. Output Square Wave Response with Test Circuit 3, Channel 1 = +IN, Channel 2 = EA_{OUT}, Channel 3 = EA_{OUT2}

TEST CIRCUITS




Figure 27. Test Circuit 1: Accuracy Circuit Using EAOUT




Figure 28. Test Circuit 2: Accuracy Circuit Using EAOUT2




Figure 29. Test Circuit 3: Isolated Amplifier Circuit

APPLICATIONS INFORMATION THEORY OF OPERATION

In the test circuits of the ADuM3190 (see Figure 27 through Figure 29), external supply voltages from 3 V to 20 V are provided to the V_{DD1} and V_{DD2} pins, and internal regulators provide 3.0 V to operate the internal circuits of each side of the ADuM3190. An internal precision 1.225 V reference provides the reference for the ±1% accuracy of the isolated error amplifier. UVLO circuits monitor the V_{DDx} supplies to turn on the internal circuits when the 2.8 V rising threshold is met and to turn off the error amplifier outputs to a high impedance state when V_{DDx} falls below 2.6 V.

The op amp on the right side of the device has a noninverting +IN pin and an inverting –IN pin available for connecting a feedback voltage in an isolated dc-to-dc converter output, usually through a voltage divider. The COMP pin is the op amp output, which can be used to attach resistor and capacitor components in a compensation network. The COMP pin internally drives the Tx transmitter block, which converts the op amp output voltage into an encoded output that is used to drive the digital isolator transformer.

On the left side of the ADuM3190, the transformer output PWM signal is decoded by the Rx block, which converts the signal into a voltage that drives an amplifier block; the amplifier block produces the error amplifier output available at the EA_{OUT} pin. The EA_{OUT} pin can deliver ±3 mA and has a voltage level between 0.4 V and 2.4 V, which is typically used to drive the input of a PWM controller in a dc-to-dc circuit.

For applications that need more output voltage to drive their controllers, Figure 28 illustrates the use of the E_{AOUT2} pin output, which delivers up to ±1 mA with an output voltage of 0.6 V to 4.8 V for an output that has a pull-up resistor to a 5 V supply. If the EA_{OUT2} pull-up resistor connects to a 10 V to 20 V supply, the output is specified to a minimum of 5.0 V to allow use with a PWM controller requiring a minimum input operation of 5 V.


ACCURACY CIRCUIT OPERATION

See Figure 27 and Figure 28 for stability of the accuracy circuits. The op amp on the right side of the ADuM3190, from the –IN pin to the COMP pin, has a unity-gain bandwidth (UGBW) of 10 MHz. Figure 30, Bode Plot 1, shows a dashed line for the op amp alone and its 10 MHz pole.

Figure 30 also shows the linear isolator alone (the blocks from the op amp output to the ADuM3190 output, labeled as the linear isolator), which introduces a pole at approximately 400 kHz. This total Bode plot of the op amp and linear isolator shows that the phase shift is approximately -180° from the -IN pin to the EA_{OUT} pin before the crossover frequency. Because a -180° phase shift can make the system unstable, adding an integrator configuration, as shown in the test circuits in Figure 27 and Figure 28, consisting of a 2.2 nF capacitor and a 680 Ω resistor, helps to make the system stable. In Figure 31, Bode Plot 2 with an integrator configuration added, the system crosses over 0 dB at

approximately 100 kHz, but the circuit is more stable with a phase shift of approximately -120° , which yields a stable 60° phase margin.

This circuit is used for accuracy tests only, not for real-world applications, because it has a 680 Ω resistor across the isolation barrier to close the loop for the error amplifier; this resistor causes leakage current to flow across the isolation barrier. For this test circuit only, GND₁ must be connected to GND₂ to create a return for the leakage current created by the 680 Ω resistor connection.



ISOLATED AMPLIFIER CIRCUIT OPERATION

Figure 29 shows an isolated amplifier circuit. In this circuit, the input side amplifier is set as a unity-gain buffer so that the EA_{OUT} output follows the +IN input. The EA_{OUT2} output follows the EA_{OUT} output, but with a voltage gain of 2.6.

This circuit has an open-drain output, which must be pulled up to a supply voltage from 3 V to 20 V using a resistor value set for an output current of up to 1 mA. The EA_{OUT2} output can be used to drive up to 1 mA to the input of a device that requires a minimum input operation of 5 V. The EA_{OUT2} circuit has an internal diode clamp to protect the internal circuits from voltages greater than 5 V.

Rev. A | Page 14 of 18

Data Sheet

The gain, offset, and linearity of EA_{OUT} and EA_{OUT2} are specified in Table 1 using this test circuit. When designing applications for voltage monitoring using an isolated amplifier, review these specifications, noting that the 1% accuracy specifications for the isolated error amplifier do not apply. In addition, the EA_{OUT} circuit in Figure 29 is shown with an optional external RC low-pass filter with a corner frequency of 500 kHz, which can reduce the 3 MHz output noise from the internal voltage to the PWM converter.

APPLICATION BLOCK DIAGRAM

Figure 32 shows a typical application for the ADuM3190: an isolated error amplifier in primary side control.




Figure 32. Application Block Diagram

The op amp of the ADuM3190 is used as the error amplifier for the feedback of the output voltage, V_{OUT} , using a resistor divider to the –IN pin of the op amp. This configuration inverts the output signal at the COMP pin when compared to the +IN pin, which is connected to the internal 1.225 V reference.

For example, when the output voltage, V_{OUT} , falls due to a load step, the divider voltage at the –IN pin falls below the +IN reference voltage, causing the COMP pin output signal to go high.

The COMP output of the op amp is encoded and then decoded by the digital isolator transformer block to a signal that drives the output of the ADuM3190 high. The output of the ADuM3190 drives the COMP pin of the PWM controller, which is designed to reset the PWM latch output to low only when its COMP pin is low. A high at the COMP pin of the PWM controller causes the latching PWM comparator to produce a PWM duty cycle output. This PWM duty cycle output drives the power stage to increase the V_{OUT} voltage until it returns to regulation.

The power stage output is filtered by output capacitance and, in some applications, by an inductor. Various elements contribute to the gain and phase of the control loop and the resulting stability. The output filter components (L_0 and C_0) create a double pole; the op amp has a pole at 10 MHz (see Figure 30), and the linear isolator has a pole at 400 kHz (see Figure 30 and Figure 31).

The output capacitor and its ESR can add a zero at a frequency that is dependent on the component type and values. With the ADuM3190 providing the error amplifier, a compensation network is provided from the –IN pin to the COMP pin to compensate

the control loop for stability. The compensation network values depend on both the application and the components that are selected; information about the component network values is provided in the data sheet of the selected PWM controller.

The ADuM3190 has two different error amplifier outputs: EA_{OUT} and EA_{OUT2}. The EA_{OUT} output, which can drive ± 3 mA, has a guaranteed maximum high output voltage of at least 2.4 V, which may not be sufficient to drive the COMP pin of some PWM controllers. The EA_{OUT2} pin can drive ± 1 mA and has an output range that guarantees 5.0 V for a V_{DD1} voltage range of 10 V to 20 V, which works well with the COMP pin of many PWM controllers.


Figure 32 shows how to use the ADuM3190 to provide isolated feedback in the control loop of an isolated dc-to-dc converter. In this application block diagram, the loop is closed at approximately the 1.225 V reference voltage, providing $\pm 1\%$ accuracy over temperature. The ADuM3190 op amp has a high gain bandwidth of 10 MHz to allow the dc-to-dc converter to operate at high switching speeds, enabling smaller values for the output filter components (L₀ and C₀).

The 400 kHz bandwidth of the ADuM3190 error amplifier output offers faster loop response for better transient response than the typical shunt regulator and optocoupler solutions, which typically have bandwidths of only 25 kHz to 50 kHz maximum.

SETTING THE OUTPUT VOLTAGE

The output voltage in the application circuit can be set with two resistors in a voltage divider, as shown in Figure 33.

The output voltage is determined by the following equation where $V_{REF} = 1.225$ V.



DOSA MODULE APPLICATION

Figure 34 is a block diagram of a Distributed-power Open Standards Alliance (DOSA) circuit using the ADuM3190. The block diagram shows how to use the ADuM3190 1.225 V reference and the error amp in a DOSA standard power supply module circuit to produce output voltage settings using a combination of resistors.

The ADuM3190 1.225 V reference is specified for ±1% over the -40° C to +125°C temperature range. See Table 10 to select the resistor values to set the output voltage of the module. Two different ranges of V_{OUT} can be implemented, V_{OUT} > 1.5 V or V_{OUT} < 1.5 V, depending on the required module.




Table 10. Resistor Values for DOSA Modul
--

Module Nominal Output	R3	R4	R5	R6
V _{OUT} > 1.5 V	1 kΩ	1 kΩ	0Ω	Open
Vout < 1.5 V	1 kΩ	0Ω	2.05 kΩ	1.96 kΩ
$V_{OUT} > 1.5 V$	5.11 kΩ	5.11 kΩ	0Ω	Open
Vout < 1.5 V	5.11 kΩ	0Ω	10.5 kΩ	10.0 kΩ

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions of more than 1 μ s at the input, a periodic set of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output.

If the decoder receives no internal pulses for more than approximately 3 μ s, the input side is assumed to be unpowered or nonfunctional, in which case the isolator output is forced to a default high impedance state by the watchdog timer circuit. In addition, the outputs are in a default high impedance state while the power is increasing before the UVLO threshold is crossed.

The ADuM3190 is immune to external magnetic fields. The limitation on the ADuM3190 magnetic field immunity is set by the condition whereby induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur. The 3 V operating condition of the ADuM3190 is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude that is greater than 1.0 V. The decoder has a sensing threshold at approximately 0.5 V, therefore establishing a 0.5 V margin within which induced voltages are tolerated. The voltage induced across the receiving coil is given by


$$V = (-d\beta/dt) \sum \pi r_n^2, n = 1, 2, ..., N$$

where:

 β is the magnetic flux density (gauss).


 r_n is the radius of the nth turn in the receiving coil (cm). *N* is the number of turns in the receiving coil.

Given the geometry of the receiving coil in the ADuM3190 and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated, as shown in Figure 35.



For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.02 kgauss induces a voltage of 0.25 V at the receiving coil. This is approximately 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event were to occur during a transmitted pulse (and had the worst-case polarity), the received pulse is reduced from >1.0 V to 0.75 V, still well above the 0.5 V sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances away from the ADuM3190 transformers. Figure 36 shows these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 36, the ADuM3190 is immune and can be affected only by extremely large currents operating at a high frequency very close to the component. For the 1 MHz example, a 0.7 kA current must be placed 5 mm away from the ADuM3190 to affect the operation of the device.



INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. In addition to the testing performed by the regulatory agencies, Analog Devices carries out an extensive set of evaluations to determine the lifetime of the insulation structure within the ADuM3190.

Analog Devices performs accelerated life testing using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined. These factors allow calculation of the time to failure at the actual working voltage.


The values shown in Table 8 summarize the peak voltage for 50 years of service life for a bipolar ac operating condition. In many cases, the approved working voltage is higher than the 50-year service life voltage. Operation at these high working voltages can lead to shortened insulation life in some cases.

The ADuM3190 insulation lifetime depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 37, Figure 38, and Figure 39 illustrate these different isolation voltage waveforms.

A bipolar ac voltage environment is the worst case for the *i*Coupler products yet meets the 50-year operating lifetime recommended by Analog Devices for maximum working voltage. In the case of unipolar ac or dc voltage, the stress on the insulation is sig-

nificantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. Treat any cross-insulation voltage waveform that does not conform to Figure 38 or Figure 39 as a bipolar ac waveform, and limit its peak voltage to the 50-year lifetime voltage value listed in Table 8.


Note that the voltage presented in Figure 38 is shown as sinusoidal for illustration purposes only. It is meant to represent any voltage waveform varying between 0 V and some limiting value. The limiting value can be positive or negative, but the voltage cannot cross 0 V.



rigule 39. DC Waveloilli

PACKAGING AND ORDERING INFORMATION

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-137-AB CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

> Figure 40. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16) Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Bandwidth (Typical)	Package Description	Package Option
ADuM3190ARQZ	-40°C to +85°C	200 kHz	16-Lead QSOP	RQ-16
ADuM3190ARQZ-RL7	-40°C to +85°C	200 kHz	16-Lead QSOP	RQ-16
ADuM3190BRQZ	-40°C to +85°C	400 kHz	16-Lead QSOP	RQ-16
ADuM3190BRQZ-RL7	-40°C to +85°C	400 kHz	16-Lead QSOP	RQ-16
ADuM3190SRQZ	-40°C to +125°C	200 kHz	16-Lead QSOP	RQ-16
ADuM3190SRQZ-RL7	-40°C to +125°C	200 kHz	16-Lead QSOP	RQ-16
ADuM3190TRQZ	-40°C to +125°C	400 kHz	16-Lead QSOP	RQ-16
ADuM3190TRQZ-RL7	-40°C to +125°C	400 kHz	16-Lead QSOP	RQ-16
ADuM3190WSRQZ	-40°C to +125°C	200 kHz	16-Lead QSOP	RQ-16
ADuM3190WSRQZ-RL7	-40°C to +125°C	200 kHz	16-Lead QSOP	RQ-16
ADuM3190WTRQZ	-40°C to +125°C	400 kHz	16-Lead QSOP	RQ-16
ADuM3190WTRQZ-RL7	-40°C to +125°C	400 kHz	16-Lead QSOP	RQ-16
EVAL-ADuM3190EBZ			Evaluation Board	

 1 Z = RoHS Compliant Part.

² W = Qualified for Automotive Applications.

AUTOMOTIVE PRODUCTS

The ADuM3190W models are available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that these automotive models may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

©2013–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D11335-0-7/15(A)

ANALOG DEVICES

Rev. A | Page 18 of 18

www.analog.com/ADuM3190

09-12-2014-A