TABLE OF CONTENTS

| Features |
|---|
| Applications1 |
| Functional Block Diagram |
| General Description |
| Revision History |
| Specifications |
| ADM2582E Timing Specifications5 |
| ADM2587E Timing Specifications5 |
| ADM2582E/ADM2587E Package Characteristics5 |
| ADM2582E/ADM2587E Regulatory Information 6 |
| ADM2582E/ADM2587E Insulation and Safety-Related Specifications |
| ADM2582E/ADM2587E VDE 0884 Insulation Characteristics |
| Absolute Maximum Ratings |
| ESD Caution |
| Pin Configuration and Function Descriptions8 |
| Typical Performance Characteristics |
| REVISION HISTORY |
| 5/2018—Rev. F to Rev. G |
| Changes to Table 10 |
| Deleted Electromagnetic Interference (EMI) Considerations Section |
| Changes to PCB Layout and Electromagnetic Interference |
| (EMI) Section |
| Changes to Figure 35 |
| Changes to PCB Layout Reference |
| |
| Changes to Ordering Guide |
| 9/2016—Rev. E to Rev. F |
| • |
| 9/2016—Rev. E to Rev. F |
| 9/2016—Rev. E to Rev. F Changes to Ordering Guide |
| 9/2016—Rev. E to Rev. F Changes to Ordering Guide |
| 9/2016—Rev. E to Rev. F Changes to Ordering Guide |

| Test Circuits |
|--|
| Switching Characteristics |
| Circuit Description |
| Signal Isolation |
| Power Isolation |
| Truth Tables |
| Thermal Shutdown |
| Open- and Short-Circuit, Fail-Safe Receiver Inputs |
| DC Correctness and Magnetic Field Immunity |
| Applications Information |
| PCB Layout and Electromagnetic Interference (EMI) 17 |
| Insulation Lifetime |
| Isolated Power Supply Considerations |
| Typical Applications |
| Outline Dimensions |
| Ordering Guide |

6/2011—Rev. B to Rev. C

| Changes to Features Section and Figure 1 | 1 |
|---|----|
| Changes to Table 4 | 4 |
| Changes to Table 5 | 5 |
| Deleted Table 6; Renumbered Sequentially | 5 |
| Added Thermal Resistance θ_{JA} Parameter, Table 8 | 6 |
| Changes to Table 9 | 6 |
| Changes to Table 10 | 7 |
| Changes to Table 13 | 14 |
| Moved DC Correctness and Magnetic Field Immunity | |
| Section | 14 |
| Changes to PCB Layout Section and Figure 35 | 16 |
| Changes to Figure 39 | 17 |
| Changes to Typical Applications Section and Figure 40 | 18 |

Data Sheet

ADM2582E/ADM2587E

| 3/2011—Rev. A to Rev. B | Changes to Differential Output Voltage, Loaded Parameter, |
|--|---|
| Removed Pending from Safety and Regulatory | Table 13 |
| ApprovalsThroughout | Changes to Table 55 |
| Changed Minimum External Air Gap (Clearance) Value and | Added Table 6; Renumbered Sequentially5 |
| Minimum External Tracking (Creepage) Value5 | Change to Pin 8 Description, Table 117 |
| Added Text to the ADM2582E/ADM2587E VDE 0884 | Changes to Figure 5 and Figure 68 |
| Insulation Characteristics Section5 | Changes to Table 13 and Table 1414 |
| 9/2010—Rev. 0 to Rev. A | 9/2009—Revision 0: Initial Version |
| Changes to Features Section | |

SPECIFICATIONS

All voltages are relative to their respective ground; $3.0 \le V_{CC} \le 5.5 \text{ V}$. All minimum/maximum specifications apply over the entire recommended operation range, unless otherwise noted. All typical specifications are at $T_A = 25^{\circ}\text{C}$, $V_{CC} = 5 \text{ V}$ unless otherwise noted.

Table 1.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|---|--------------------|-----------------------|-----------------------|---------------------|-------|--|
| ADM2587E SUPPLY CURRENT | Icc | | | | | |
| Data Rate ≤ 500 kbps | | | 90 | | mA | $V_{CC} = 3.3 \text{ V}$, 100 Ω load between Y and Z |
| | | | 72 | | mA | $V_{CC} = 5 \text{ V}$, 100 Ω load between Y and Z |
| | | | 125 | | mA | $V_{CC} = 3.3 \text{ V}$, 54 Ω load between Y and Z |
| | | | 98 | | mA | $V_{CC} = 5 \text{ V}$, 54 Ω load between Y and Z |
| | | | | 120 | mA | 120 Ω load between Y and Z |
| ADM2582E SUPPLY CURRENT | Icc | | | | | |
| Data Rate = 16 Mbps | | | | 150 | mA | 120 Ω load between Y and Z |
| | | | | 230 | mA | 54 Ω load between Y and Z |
| ISOLATED SUPPLY VOLTAGE | V _{ISOUT} | | 3.3 | | | |
| DRIVER | | | | | | |
| Differential Outputs | 1 | | | | | |
| Differential Output Voltage, Loaded | V _{OD2} | 2.0 | | 3.6 | V | $R_L = 100 \Omega$ (RS-422), see Figure 23 |
| | l | 1.5 | | 3.6 | V | $R_L = 54 \Omega$ (RS-485), see Figure 23 |
| | V _{OD3} | 1.5 | | 3.6 | V | -7 V ≤ V _{TEST1} ≤ 12 V, see Figure 24 |
| $\Delta V_{OD} $ for Complementary Output States | $\Delta V_{OD} $ | | | 0.2 | V | $R_L = 54 \Omega$ or 100 Ω , see Figure 23 |
| Common-Mode Output Voltage | V _{oc} | | | 3.0 | V | $R_L = 54 \Omega$ or 100 Ω , see Figure 23 |
| $\Delta V_{OC} $ for Complementary Output States | $\Delta V_{OC} $ | | | 0.2 | V | $R_L = 54 \Omega$ or 100 Ω , see Figure 23 |
| Short-Circuit Output Current | los | | | 200 | mA | |
| Output Leakage Current (Y, Z) | lo | | | 30 | μΑ | DE = 0 V, \overline{RE} = 0 V, V _{CC} = 0 V or 3.6 V, V _{IN} = 12 V |
| | | -30 | | | μΑ | DE = 0 V, \overline{RE} = 0 V, V _{CC} = 0 V or 3.6 V, V _{IN} = -7 V |
| Logic Inputs DE, RE, TxD | | | | | | |
| Input Threshold Low | V _{IL} | $0.3 \times V_{CC}$ | | | V | DE, RE, TxD |
| Input Threshold High | VIH | | | $0.7 \times V_{CC}$ | V | DE, RE, TxD |
| Input Current | I _I | -10 | 0.01 | 10 | μΑ | DE, RE, TxD |
| RECEIVER | | | | | | |
| Differential Inputs | | | | | | |
| Differential Input Threshold Voltage | V_{TH} | -200 | -125 | -30 | mV | $-7 \text{ V} < \text{V}_{\text{CM}} < +12 \text{ V}$ |
| Input Voltage Hysteresis | V _{HYS} | | 15 | | mV | $V_{OC} = 0 V$ |
| Input Current (A, B) | l _i | | | 125 | μΑ | $DE = 0 \text{ V}, V_{CC} = 0 \text{ V or } 3.6 \text{ V}, V_{IN} = 12 \text{ V}$ |
| · | | -100 | | | μA | $DE = 0 \text{ V}, V_{CC} = 0 \text{ V or } 3.6 \text{ V}, V_{IN} = -7 \text{ V}$ |
| Line Input Resistance | R _{IN} | 96 | | | kΩ | $-7 \text{ V} < \text{V}_{\text{CM}} < +12 \text{ V}$ |
| Logic Outputs | | | | | | |
| Output Voltage Low | V _{OL} | | 0.2 | 0.4 | V | $I_0 = 1.5 \text{ mA}, V_A - V_B = -0.2 \text{ V}$ |
| Output Voltage High | V _{OH} | V _{CC} – 0.3 | $V_{\text{CC}} - 0.2$ | | V | $I_0 = -1.5 \text{ mA}, V_A - V_B = 0.2 \text{ V}$ |
| Short-Circuit Current | | | | 100 | mA | |
| COMMON-MODE TRANSIENT IMMUNITY ¹ | | 25 | | | kV/μs | $V_{CM} = 1$ kV, transient magnitude = 800 V |

¹ CM is the maximum common-mode voltage slew rate that can be sustained while maintaining specification-compliant operation. V_{CM} is the common-mode potential difference between the logic and bus sides. The transient magnitude is the range over which the common-mode is slewed. The common-mode voltage slew rates apply to both rising and falling common-mode voltage edges.

ADM2582E TIMING SPECIFICATIONS

 $T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$

Table 2.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--------------------------------|-----------------------------------|-----|-----|-----|------|--|
| DRIVER | | | | | | |
| Maximum Data Rate | | 16 | | | Mbps | |
| Propagation Delay, Low to High | t _{DPLH} | | 63 | 100 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 25 and Figure 29 |
| Propagation Delay, High to Low | t _{DPHL} | | 64 | 100 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25 and Figure 29 |
| Output Skew | tskew | | 1 | 8 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25 and Figure 29 |
| Rise Time/Fall Time | t _{DR} , t _{DF} | | | 15 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25 and Figure 29 |
| Enable Time | tzL, tzH | | | 120 | ns | $R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 26 and Figure 31 |
| Disable Time | t _{LZ} , t _{HZ} | | | 150 | ns | $R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 26 and Figure 31 |
| RECEIVER | | | | | | |
| Propagation Delay, Low to High | t _{RPLH} | | 94 | 110 | ns | $C_L = 15$ pF, see Figure 27 and Figure 30 |
| Propagation Delay, High to Low | t _{RPHL} | | 95 | 110 | ns | $C_L = 15$ pF, see Figure 27 and Figure 30 |
| Output Skew ¹ | tskew | | 1 | 12 | ns | $C_L = 15$ pF, see Figure 27 and Figure 30 |
| Enable Time | tzL, tzH | | | 15 | ns | $R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 28 and Figure 32 |
| Disable Time | t _{LZ} , t _{HZ} | | | 15 | ns | $R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 28 and Figure 32 |

¹ Guaranteed by design.

ADM2587E TIMING SPECIFICATIONS

 $T_A = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}.$

Table 3.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--------------------------------|-----------------------------------|-----|-----|------|------|--|
| DRIVER | | | | | | |
| Maximum Data Rate | | 500 | | | kbps | |
| Propagation Delay, Low to High | t _{DPLH} | 250 | 503 | 700 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25 and Figure 29 |
| Propagation Delay, High to Low | t _{DPHL} | 250 | 510 | 700 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25 and Figure 29 |
| Output Skew | tskew | | 7 | 100 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 \text{ pF}$, see Figure 25 and Figure 29 |
| Rise Time/Fall Time | t _{DR} , t _{DF} | 200 | | 1100 | ns | $R_L = 54 \Omega$, $C_{L1} = C_{L2} = 100 pF$, see Figure 25 and Figure 29 |
| Enable Time | tzL, tzH | | | 2.5 | μs | $R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 26 and Figure 31 |
| Disable Time | t _{LZ} , t _{HZ} | | | 200 | ns | $R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 26 and Figure 31 |
| RECEIVER | | | | | | |
| Propagation Delay, Low to High | t _{RPLH} | | 91 | 200 | ns | $C_L = 15$ pF, see Figure 27 and Figure 30 |
| Propagation Delay, High to Low | t _{RPHL} | | 95 | 200 | ns | $C_L = 15$ pF, see Figure 27 and Figure 30 |
| Output Skew | tskew | | 4 | 30 | ns | C _L = 15 pF, see Figure 27 and Figure 30 |
| Enable Time | t _{ZL} , t _{ZH} | | | 15 | ns | $R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 28 and Figure 32 |
| Disable Time | t _{LZ} , t _{HZ} | | | 15 | ns | $R_L = 1 \text{ k}\Omega$, $C_L = 15 \text{ pF}$, see Figure 28 and Figure 32 |

ADM2582E/ADM2587E PACKAGE CHARACTERISTICS

Table 4.

| Parameter | Symbol | Min | Тур | Max | Unit | Test Conditions |
|--|------------------|-----|------------------|-----|------|-----------------|
| Resistance (Input-to-Output) ¹ | R _{I-O} | | 10 ¹² | | Ω | |
| Capacitance (Input-to-Output) ¹ | C _{I-O} | | 3 | | pF | f = 1 MHz |
| Input Capacitance ² | Cı | | 4 | | pF | |

¹ Device considered a 2-terminal device: short together Pin 1 to Pin 10 and short together Pin 11 to Pin 20.

² Input capacitance is from any input data pin to ground.

ADM2582E/ADM2587E REGULATORY INFORMATION

Table 5. ADM2582E/ADM2587E Approvals

| Organization | Approval Type | Notes |
|--------------|---|---|
| UL | Recognized under the Component Recognition Program of Underwriters Laboratories, Inc. | In accordance with UL 1577, each ADM2582E/ADM2587E is proof tested by applying an insulation test voltage ≥ 3000 V rms for 1 second. |
| VDE | Certified according to DIN EN 60747-5-2 (VDE 0884 Part 2): 2003-01 | In accordance with DIN EN 60747-5-2, each ADM2582E/ADM2587E is proof tested by applying an insulation test voltage ≥ 1050 V _{PEAK} for 1 second. |

ADM2582E/ADM2587E INSULATION AND SAFETY-RELATED SPECIFICATIONS

Table 6.

| Parameter | Symbol | Value | Unit | Conditions |
|--|--------|-----------|-------|--|
| Rated Dielectric Insulation Voltage | | 2500 | V rms | 1-minute duration |
| Minimum External Air Gap (Clearance) | L(I01) | 7.7 | mm | Measured from input terminals to output terminals, shortest distance through air |
| Minimum External Tracking (Creepage) | L(102) | 7.6 | mm | Measured from input terminals to output terminals, shortest distance along body |
| Minimum Internal Gap (Internal Clearance) | | 0.017 min | mm | Insulation distance through insulation |
| Tracking Resistance (Comparative Tracking Index) | CTI | >175 | V | DIN IEC 112/VDE 0303-1 |
| Isolation Group | | Illa | | Material Group (DIN VDE 0110: 1989-01, Table 1) |

ADM2582E/ADM2587E VDE 0884 INSULATION CHARACTERISTICS

This isolator is suitable for basic electrical isolation only within the safety limit data. Maintenance of the safety data must be ensured by means of protective circuits.

An asterisk (*) on packages denotes VDE 0884 Part 2 approval.

Table 7.

| Description | Conditions | Symbol | Characteristic | Unit |
|---|---|-------------------|----------------|--------|
| CLASSIFICATIONS | | | | |
| Installation Classification per DIN VDE 0110 for Rated Mains Voltage | | | | |
| ≤150 V rms | | | I to IV | |
| ≤300 V rms | | | I to III | |
| ≤400 V rms | | | I to II | |
| Climatic Classification | | | 40/85/21 | |
| Pollution Degree | DIN VDE 0110, see Table 1 | | 2 | |
| VOLTAGE | | | | |
| Maximum Working Insulation Voltage | | V _{IORM} | 560 | V peak |
| Input-to-Output Test Voltage | | V_{PR} | | |
| Method b1 | $V_{IORM} \times 1.875 = V_{PR}$, 100% production tested, $t_m = 1$ sec, partial discharge < 5 pC | | 1050 | V peak |
| Method a | | | | |
| After Environmental Tests, Subgroup 1 | $V_{IORM} \times 1.6 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | | 896 | V peak |
| After Input and/or Safety Test, Subgroup 2/Subgroup 3 | $V_{IORM} \times 1.2 = V_{PR}$, $t_m = 60$ sec, partial discharge < 5 pC | | 672 | V peak |
| Highest Allowable Overvoltage | Transient overvoltage, $t_{TR} = 10$ sec | V_{TR} | 4000 | V peak |
| SAFETY-LIMITING VALUES | Maximum value allowed in the event of a failure | | | |
| Case Temperature | | Ts | 150 | °C |
| Input Current | | Is, INPUT | 265 | mA |
| Output Current | | Is, OUTPUT | 335 | mA |
| Insulation Resistance at T _s | $V_{10} = 500 \text{ V}$ | Rs | >109 | Ω |

ABSOLUTE MAXIMUM RATINGS

 T_{A} = 25°C, unless otherwise noted. All voltages are relative to their respective ground.

Table 8.

| Parameter | Rating |
|---|--|
| Vcc | −0.5 V to +7 V |
| Digital Input Voltage (DE, \overline{RE} , TxD) | $-0.5 \mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}} + 0.5 \mathrm{V}$ |
| Digital Output Voltage (RxD) | $-0.5 \text{V} \text{ to V}_{\text{DD}} + 0.5 \text{V}$ |
| Driver Output/Receiver Input Voltage | −9 V to +14 V |
| Operating Temperature Range | −40°C to +85°C |
| Storage Temperature Range | −55°C to +150°C |
| ESD (Human Body Model) on | ±15 kV |
| A, B, Y, and Z pins | |
| ESD (Human Body Model) on Other Pins | ±2 kV |
| Thermal Resistance θ_{JA} | 50°C/W |
| Lead Temperature | |
| Soldering (10 sec) | 260°C |
| Vapor Phase (60 sec) | 215°C |
| Infrared (15 sec) | 220°C |

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

Table 9. Maximum Continuous Working Voltage¹

| Parameter | Max | Unit | Reference Standard |
|-------------------|-----|--------|--|
| AC Voltage | | | |
| Bipolar Waveform | 424 | V peak | 50-year minimum lifetime |
| Unipolar Waveform | | | |
| Basic Insulation | 560 | V peak | Maximum approved working voltage per VDE 0884 Part 2 |
| DC Voltage | | | |
| Basic Insulation | 560 | V peak | Maximum approved working voltage per VDE 0884 Part 2 |

¹ Refers to continuous voltage magnitude imposed across the isolation barrier. See the Insulation Lifetime section for more details.

ESD CAUTION



ESD (electrostatic discharge) sensitive device.Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 10. Pin Function Description

| Table 10 | Pin Function | Description |
|----------|---------------------|--|
| Pin No. | Mnemonic | Description |
| 1 | GND ₁ | Ground, Logic Side. |
| 2 | Vcc | Logic Side Power Supply. It is recommended that a 0.1 µF and a 0.01 µF decoupling capacitor be fitted between Pin 2 and Pin 1. See Figure 35 for layout recommendations. |
| 3 | GND₁ | Ground, Logic Side. |
| 4 | RxD | Receiver Output Data. This output is high when $(A - B) \ge -30$ mV and low when $(A - B) \le -200$ mV. The output is tristated when the receiver is disabled, that is, when \overline{RE} is driven high. |
| 5 | RE | Receiver Enable Input. This is an active-low input. Driving this input low enables the receiver; driving it high disables the receiver. |
| 6 | DE | Driver Enable Input. Driving this input high enables the driver; driving it low disables the driver. |
| 7 | TxD | Driver Input. Data to be transmitted by the driver is applied to this input. |
| 8 | V _{CC} | Logic Side Power Supply. It is recommended that a 0.1 μ F and a 10 μ F decoupling capacitor be fitted between Pin 8 and Pin 9. See Figure 35 for layout recommendations. |
| 9 | GND ₁ | Ground, Logic Side. |
| 10 | GND ₁ | Ground, Logic Side. |
| 11, 14 | GND ₂ | Ground for Isolated DC-to-DC Converter. It is recommended to connect Pin 11 and Pin 14 together through one ferrite bead to PCB ground. See Figure 35 for layout recommendations. |
| 12 | V _{ISOOUT} | Isolated Power Supply Output. This pin must be connected externally to V_{ISOIN} . It is recommended that a reservoir capacitor of 10 μ F and a decoupling capacitor of 0.1 μ F be fitted between Pin 12 and Pin 11. |
| 13 | Υ | Driver Noninverting Output |
| 15 | Z | Driver Inverting Output |
| 16 | GND ₂ | Ground, Bus Side. Do not connect this pin to Pin 14 and Pin 11. See Figure 35 for layout recommendations. |
| 17 | В | Receiver Inverting Input. |
| 18 | Α | Receiver Noninverting Input. |
| 19 | Visoin | Isolated Power Supply Input. This pin must be connected externally to V_{ISOOUT} . It is recommended that a 0.1 μ F and a 0.01 μ F decoupling capacitor be fitted between Pin 19 and Pin 20. Connect this pin through a ferrite bead and short trace length to V_{ISOOUT} for operation. See Figure 35 for layout recommendations. |
| 20 | GND ₂ | Ground, Bus Side. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. ADM2582E Supply Current (Icc) vs. Temperature (Data Rate = 16 Mbps, DE = 3.3 V, Vcc = 3.3 V)




Figure 4. ADM2582E Supply Current (I_{CC}) vs. Temperature (Data Rate = 16 Mbps, DE = 5 V, V_{CC} = 5 V)




Figure 5. ADM2587E Supply Current (Icc) vs. Temperature (Data Rate = 500 kbps, DE = 5 V, Vcc = 5 V)




Figure 6. ADM2587E Supply Current (lcc) vs. Temperature (Data Rate = 500 kbps, DE = 3.3 V, Vcc = 3.3 V)




Figure 7. ADM2582E Differential Driver Propagation Delay vs. Temperature




Figure 8. ADM2587E Differential Driver Propagation Delay vs. Temperature




Figure 9. ADM2582E Driver Propagation Delay




Figure 10. ADM2587E Driver Propagation Delay




Figure 11. Receiver Output Current vs. Receiver Output High Voltage




Figure 12. Receiver Output Current vs. Receiver Output Low Voltage




Figure 13. Receiver Output High Voltage vs. Temperature




Figure 14. Receiver Output Low Voltage vs. Temperature




Figure 15. ADM2582E Receiver Propagation Delay




Figure 16. ADM2587E Receiver Propagation Delay




Figure 17. ADM2582E Receiver Propagation Delay vs. Temperature




Figure 18. ADM2587E Receiver Propagation Delay vs. Temperature




Figure 19. ADM2582E Isolated Supply Voltage vs. Temperature $(V_{CC} = 3.3 V, Data Rate = 16 Mbps)$




Figure 20. ADM2582E Isolated Supply Voltage vs. Temperature $(V_{CC} = 5 V, Data Rate = 16 Mbps)$




Figure 21. ADM2582E Isolated Supply Current vs. Temperature ($V_{CC} = 3.3 \text{ V}$, Data Rate = 16 Mbps)




Figure 22. ADM2587E Isolated Supply Current vs. Temperature $(V_{CC} = 3.3 \text{ V}, Data Rate = 500 \text{ kbps})$

TEST CIRCUITS




Figure 23. Driver Voltage Measurement




Figure 24. Driver Voltage Measurement




Figure 25. Driver Propagation Delay




Figure 26. Driver Enable/Disable




Figure 27. Receiver Propagation Delay





Figure 28. Receiver Enable/Disable

SWITCHING CHARACTERISTICS






Figure 29. Driver Propagation Delay, Rise/Fall Timing




Figure 30. Receiver Propagation Delay




Figure 31. Driver Enable/Disable Timing




Figure 32. Receiver Enable/Disable Timing

CIRCUIT DESCRIPTION SIGNAL ISOLATION

The ADM2582E/ADM2587E signal isolation is implemented on the logic side of the interface. The part achieves signal isolation by having a digital isolation section and a transceiver section (see Figure 1). Data applied to the TxD and DE pins and referenced to logic ground (GND₁) are coupled across an isolation barrier to appear at the transceiver section referenced to isolated ground (GND₂). Similarly, the single-ended receiver output signal, referenced to isolated ground in the transceiver section, is coupled across the isolation barrier to appear at the RXD pin referenced to logic ground.

POWER ISOLATION

The ADM2582E/ADM2587E power isolation is implemented using an *iso*Power integrated isolated dc-to-dc converter. The dc-to-dc converter section of the ADM2582E/ADM2587E works on principles that are common to most modern power supplies. It is a secondary side controller architecture with isolated pulse-width modulation (PWM) feedback. Vcc power is supplied to an oscillating circuit that switches current into a chip-scale air core transformer. Power transferred to the secondary side is rectified and regulated to 3.3 V. The secondary (V_{ISO}) side controller regulates the output by creating a PWM control signal that is sent to the primary (Vcc) side by a dedicated *i*Coupler data channel. The PWM modulates the oscillator circuit to control the power being sent to the secondary side. Feedback allows for significantly higher power and efficiency.

TRUTH TABLES

The truth tables in this section use the abbreviations found in Table 11.

Table 11. Truth Table Abbreviations

| Letter | Description |
|--------|----------------------|
| Н | High level |
| L | Low level |
| Χ | Don't care |
| Z | High impedance (off) |
| NC | Disconnected |

Table 12. Transmitting (see Table 11 for Abbreviations)

| Inputs | | Outputs | | |
|--------|-----|---------|---|--|
| DE | TxD | Υ | Z | |
| Н | Н | Н | L | |
| Н | L | L | Н | |
| L | Х | Z | Z | |

Table 13. Receiving (see Table 11 for Abbreviations)

| Inputs | | Output | |
|----------------------------|---------|--------|--|
| A – B | RE | RxD | |
| ≥ -0.03 V | L or NC | Н | |
| ≤ -0.2 V | L or NC | L | |
| -0.2 V < A - B < -0.03 V | L or NC | Χ | |
| Inputs open | L or NC | Н | |
| Х | Н | Z | |

THERMAL SHUTDOWN

The ADM2582E/ADM2587E contain thermal shutdown circuitry that protects the parts from excessive power dissipation during fault conditions. Shorting the driver outputs to a low impedance source can result in high driver currents. The thermal sensing circuitry detects the increase in die temperature under this condition and disables the driver outputs. This circuitry is designed to disable the driver outputs when a die temperature of 150°C is reached. As the device cools, the drivers are reenabled at a temperature of 140°C.

OPEN- AND SHORT-CIRCUIT, FAIL-SAFE RECEIVER INPUTS

The receiver inputs have open- and short-circuit, fail-safe features that ensure that the receiver output is high when the inputs are open or shorted. During line-idle conditions, when no driver on the bus is enabled, the voltage across a terminating resistance at the receiver input decays to 0 V. With traditional transceivers, receiver input thresholds specified between $-200~\rm mV$ and $+200~\rm mV$ mean that external bias resistors are required on the A and B pins to ensure that the receiver outputs are in a known state. The short-circuit, fail-safe receiver input feature eliminates the need for bias resistors by specifying the receiver input threshold between $-30~\rm mV$ and $-200~\rm mV$. The guaranteed negative threshold means that when the voltage between A and B decays to 0 V, the receiver output is guaranteed to be high.

DC CORRECTNESS AND MAGNETIC FIELD IMMUNITY

The digital signals transmit across the isolation barrier using iCoupler technology. This technique uses chip-scale transformer windings to couple the digital signals magnetically from one side of the barrier to the other. Digital inputs are encoded into waveforms that are capable of exciting the primary transformer winding. At the secondary winding, the induced waveforms are decoded into the binary value that was originally transmitted.

Positive and negative logic transitions at the isolator input cause narrow (~1 ns) pulses to be sent to the decoder via the transformer. The decoder is bistable and is, therefore, either set or reset by the pulses, indicating input logic transitions. In the absence of logic transitions at the input for more than 1 μ s, periodic sets of refresh pulses indicative of the correct input state are sent to ensure dc correctness at the output. If the decoder receives no internal pulses of more than approximately 5 μ s, the input side is assumed to be

unpowered or nonfunctional, in which case, the isolator output is forced to a default state by the watchdog timer circuit.

This situation should occur in the ADM2582E/ADM2587E devices only during power-up and power-down operations. The limitation on the ADM2582E/ADM2587E magnetic field immunity is set by the condition in which induced voltage in the transformer receiving coil is sufficiently large to either falsely set or reset the decoder. The following analysis defines the conditions under which this can occur.

The 3.3 V operating condition of the ADM2582E/ADM2587E is examined because it represents the most susceptible mode of operation. The pulses at the transformer output have an amplitude of >1.0 V. The decoder has a sensing threshold of about 0.5 V, thus establishing a 0.5 V margin in which induced voltages can be tolerated. The voltage induced across the receiving coil is given by

$$V = (-d\beta/dt) \Sigma \pi r_n^2; n = 1, 2, ..., N$$

where:

 β is magnetic flux density (gauss).

N is the number of turns in the receiving coil.

 r_n is the radius of the nth turn in the receiving coil (cm).

Given the geometry of the receiving coil in the ADM2582E/ADM2587E and an imposed requirement that the induced voltage be, at most, 50% of the 0.5 V margin at the decoder, a maximum allowable magnetic field is calculated as shown in Figure 33.




Figure 33. Maximum Allowable External Magnetic Flux Density

For example, at a magnetic field frequency of 1 MHz, the maximum allowable magnetic field of 0.2 kgauss induces a voltage of 0.25 V at the receiving coil. This is about 50% of the sensing threshold and does not cause a faulty output transition. Similarly, if such an event occurs during a transmitted pulse (and is of the worst-case polarity), it reduces the received pulse from $>1.0~\rm V$ to $0.75~\rm V$, which is still well above the $0.5~\rm V$ sensing threshold of the decoder.

The preceding magnetic flux density values correspond to specific current magnitudes at given distances from the ADM2582E/ADM2587E transformers. Figure 34 expresses these allowable current magnitudes as a function of frequency for selected distances. As shown in Figure 34, the ADM2582E/ADM2587E are extremely immune and can be affected only by extremely large currents operated at high frequency very close to the component. For the 1 MHz example, a 0.5 kA current must be placed 5 mm away from the ADM2582E/ADM2587E to affect component operation.




Figure 34. Maximum Allowable Current for Various Current-to-ADM2582E/ADM2587E Spacings

Note that in combinations of strong magnetic field and high frequency, any loops formed by printed circuit board (PCB) traces can induce error voltages sufficiently large to trigger the thresholds of succeeding circuitry. Take care in the layout of such traces to avoid this possibility.

APPLICATIONS INFORMATION PCB LAYOUT AND ELECTROMAGNETIC INTERFERENCE (EMI)

The ADM2582E/ADM2587E isolated RS-422/RS-485 transceiver contains an *iso*Power integrated dc-to-dc converter, requiring no external interface circuitry for the logic interfaces. Power supply bypassing is required at the input and output supply pins (see Figure 35). The power supply section of the ADM2582E/ADM2587E uses a 180 MHz oscillator frequency to pass power efficiently through its chip-scale transformers. In addition, the normal operation of the data section of the *i*Coupler introduces switching transients on the power supply pins.

Bypass capacitors are required for several operating frequencies. Noise suppression requires a low inductance, high frequency capacitor, whereas ripple suppression and proper regulation require a large value capacitor. These capacitors are connected between Pin 1 (GND₁) and Pin 2 (V_{CC}) and Pin 8 (V_{CC}) and Pin 9 (GND₁) for V_{CC} . The V_{ISOIN} and V_{ISOOUT} capacitors are connected between Pin 11 (GND₂) and Pin 12 (V_{ISOOUT}) and Pin 19 (V_{ISOIN}) and Pin 20 (GND₂). To suppress noise and reduce ripple, a parallel combination of at least two capacitors is required with the smaller of the two capacitors located closest to the device. The recommended capacitor values are 0.1 μF and 10 μF for V_{ISOOUT} at Pin 11 and Pin 12 and V_{CC} at Pin 8 and Pin 9. Capacitor values of 0.01 μ F and 0.1 μ F are recommended for V_{ISOIN} at Pin 19 and Pin 20 and V_{CC} at Pin 1 and Pin 2. The recommended best practice is to use a very low inductance ceramic capacitor, or its equivalent, for the smaller value. The total lead length between both ends of the capacitor and the input power supply pin should not exceed 10 mm.

The dc-to-dc converter section of the ADM2582E/ADM2587E components must operate, out of necessity, at a very high frequency to allow efficient power transfer through the small transformers. This creates high frequency currents that can propagate in circuit board ground and power planes, causing edge and dipole radiation.

The ADM2582E/ADM2587E features an internal split paddle, lead frame on the bus side. For the best noise suppression, filter both the GND_2 pins (Pin 11 and Pin 14) and $V_{\rm ISOOUT}$ signals of the integrated dc-to-dc converter for high frequency currents. Use surface-mount ferrite beads in series with the signals before routing back to the device. See Figure 35 for the recommended PCB layout. The impedance of the ferrite bead is chosen to be about 2 $k\Omega$ between the 100 MHz and 1 GHz frequency range to reduce the emissions at the 180 MHz primary switching

frequency and the 360 MHz secondary side rectifying frequency and harmonics.

To pass the EN55022 radiated emissions standard, the following additional layout guidelines are recommended:

- Do not connect the V_{ISOOUT} pin to a power plane; connect between V_{ISOOUT} and V_{ISOIN} using a PCB trace.
 Ensure that V_{ISOIN} (Pin 19) connects through the L1 ferrite to V_{ISOOUT} (Pin 12), as shown in Figure 35.
- If using a four layer PCB, place an embedded stitching capacitor between GND₁ and GND₂ using internal layers of the PCB planes. An embedded PCB capacitor is created when two metal planes in a PCB overlap each other and are separated by dielectric material. This capacitor provides a return path for high frequency common-mode noise currents across the isolation gap.
- If using a two layer PCB, place a high voltage discrete capacitor that connects between GND₁ (Pin 10) and GND₂ (Pin 11). This capacitor provides a return path for high frequency common-mode noise currents across the isolation gap.
- Ensure that GND₂ (Pin 14) connects to GND₂ (Pin 11) on the inside (device side) of the C1 100 nF capacitor.
- Ensure that the C1 capacitor connects between V_{ISOOUT} (Pin 12) and GND₂(Pin 11) on the device side of the L1 and L2 ferrites.
- Ensure that GND₂ (Pin 16) is connected to GND₂ (Pin 11) on the outside (bus side) of the L2 ferrite, as shown in Figure 35.
- Ensure that there is a keep out area for the GND₂ plane in the PCB layout around the L1 and L2 ferrites.
 The keep out area means there must not be a GND₂ fill on any layer below the L1 and L2 ferrites.
- Locate the power delivery circuit in close proximity to the ADM2582E/ADM2587E device, so that the $V_{\rm CC}$ trace is as short as possible.

See the AN-1349 Application Note, *PCB Implementation Guidelines* to Minimize Radiated Emissions on the ADM2582E/ADM2587E RS-485/RS-422 Transceivers, for more information. Evaluation boards and user guides are available for two layer and four layer PCB EN55022 radiated emissions compliant designs. See UG-916 and UG-044 for more information.




Figure 35. Recommended PCB Layout

In applications involving high common-mode transients, ensure that board coupling across the isolation barrier is minimized. Furthermore, design the board layout such that any coupling that does occur equally affects all pins on a given component side. Failure to ensure this can cause voltage differentials between pins exceeding the absolute maximum ratings for the device, thereby leading to latch-up and/or permanent damage.

The ADM2582E/ADM2587E dissipate approximately 650 mW of power when fully loaded. Because it is not possible to apply a heat sink to an isolation device, the devices primarily depend on heat dissipation into the PCB through the GND pins. If the devices are used at high ambient temperatures, provide a thermal path from the GND pins to the PCB ground plane. The board layout in Figure 35 shows enlarged pads for Pin 1, Pin 3, Pin 9, Pin 10, Pin 11, Pin 14, Pin 16, and Pin 20. Implement multiple vias from the pad to the ground plane to reduce the temperature inside the chip significantly. The dimensions of the expanded pads are at the discretion of the designer and dependent on the available board space.

INSULATION LIFETIME

All insulation structures eventually break down when subjected to voltage stress over a sufficiently long period. The rate of insulation degradation is dependent on the characteristics of the voltage waveform applied across the insulation. Analog Devices conducts an extensive set of evaluations to determine the lifetime of the insulation structure within the ADM2582E/ADM2587E.

Accelerated life testing is performed using voltage levels higher than the rated continuous working voltage. Acceleration factors for several operating conditions are determined, allowing calculation of the time to failure at the working voltage of interest. The values shown in Table 9 summarize the peak voltages for 50 years of service life in several operating conditions. In many cases, the working voltage approved by agency testing is higher than the 50-year service life voltage. Operation at working voltages higher than the service life voltage listed leads to premature insulation failure.

The insulation lifetime of the ADM2582E/ADM2587E depends on the voltage waveform type imposed across the isolation barrier. The *i*Coupler insulation structure degrades at different rates, depending on whether the waveform is bipolar ac, unipolar ac, or dc. Figure 36, Figure 37, and Figure 38 illustrate these different isolation voltage waveforms.

Bipolar ac voltage is the most stringent environment. A 50-year operating lifetime under the bipolar ac condition determines the Analog Devices recommended maximum working voltage.

In the case of unipolar ac or dc voltage, the stress on the insulation is significantly lower. This allows operation at higher working voltages while still achieving a 50-year service life. The working voltages listed in Table 9 can be applied while maintaining the 50-year minimum lifetime, provided the voltage conforms to either the unipolar ac or dc voltage cases. Any cross insulation voltage waveform that does not conform to Figure 37 or Figure 38 should be treated as a bipolar ac waveform, and its peak voltage should be limited to the 50-year lifetime voltage value listed in Table 9.




Figure 38. Unipolar AC Waveform

ISOLATED POWER SUPPLY CONSIDERATIONS

The typical output voltage of the integrated *iso*Power dc-to-dc isolated supply is 3.3 V. The isolated supply in the ADM2587E is capable of supplying a current of 55 mA when the junction temperature of the device is kept below 120°C. It is important to note that the current available on the $V_{\rm ISOOUT}$ pin is the total current available and includes the current required to supply the internal RS-485 circuitry.

The ADM2587E can typically supply 15 mA externally on V_{ISOOUT} when the driver is switching at 500 kbps loaded with 54 Ω , while the junction temperature of the part is less than 120°C.

Table 14. Typical Maximum External Current Available on V_{ISOOUT}

| External Load Current (mA) | R _T | System Configuration |
|----------------------------|----------------|-----------------------------|
| 15 | 54 Ω | Double terminated |
| | | bus with $R_T = 110 \Omega$ |
| 29 | 120 Ω | Single terminated bus |
| 46 | Unloaded | Unterminated bus |

The ADM2582E typically has no current available externally on $V_{\mbox{\tiny ISOOUT}}$.

When external current is drawn from the V_{ISOOUT} pin, there is an increased risk of generating radiated emissions due to the high frequency switching elements used in the *iso*Power dc to-dc converter. Special care must be taken during PCB layout to meet emissions standards. See Application Note AN-0971, *Control of Radiated Emissions with isoPower Devices*, for details on board layout considerations.




Figure 39. ADM2587E Typical Maximum External Current Measurements

TYPICAL APPLICATIONS

An example application of the ADM2582E/ADM2587E for a full-duplex RS-485 node is shown in the circuit diagram of Figure 40. Refer to the PCB Layout and Electromagnetic Interference (EMI) section for the recommended placement of the capacitors shown in this circuit diagram. Placement of the R_T termination resistors depends on the location of the node and the network configuration. Refer to the AN-960 Application Note, RS-485/RS-422 Circuit Implementation Guide, for guidance on termination.

Figure 41 and Figure 42 show typical applications of the ADM2582E/ADM2587E in half duplex and full duplex RS-485 network configurations. Up to 256 transceivers can be connected to the RS-485 bus. To minimize reflections, terminate the line at the receiving end in its characteristic impedance and keep stub lengths off the main line as short as possible. For half-duplex operation, this means that both ends of the line must be terminated because either end can be the receiving end.





Figure 40. Example Circuit Diagram Using the ADM2582E/ADM2587E



NOTES 1. $\ensuremath{R_{T}}$ IS equal to the characteristic impedance of the cable.

2. ISOLATION NOT SHOWN.

Figure 41. ADM2582E/ADM2587E Typical Half-Duplex RS-485 Network




Figure 42. ADM2582E/ADM2587E Typical Full Duplex RS-485 Network

OUTLINE DIMENSIONS




Figure 43. 20-Lead Standard Small Outline Package [SOIC_W] Wide Body (RW-20)

Dimensions shown in millimeters and (inches)

ORDERING GUIDE

| | Data Rate | Temperature | | Package | |
|--------------------|-----------|----------------|--|---------|--|
| Model ¹ | (Mbps) | Range | Package Description | Option | |
| ADM2582EBRWZ | 16 | -40°C to +85°C | 20-Lead SOIC_W | RW-20 | |
| ADM2582EBRWZ-REEL7 | 16 | -40°C to +85°C | 20-Lead SOIC_W | RW-20 | |
| ADM2587EBRWZ | 0.5 | −40°C to +85°C | 20-Lead SOIC_W | RW-20 | |
| ADM2587EBRWZ-REEL7 | 0.5 | −40°C to +85°C | 20-Lead SOIC_W | RW-20 | |
| EVAL-ADM2582EEBZ | | | ADM2582E Evaluation Board | | |
| EVAL-ADM2582EEMIZ | | | ADM2582E EMI Compliant Evaluation Board | | |
| EVAL-ADM2587EEBZ | | | ADM2587E Evaluation Board | | |
| EVAL-ADM2587EEMIZ | | | ADM2587E EMI Compliant Evaluation Board | | |
| EVAL-ADM2587EARDZ | | | ADM2587E Arduino Evaluation Board | | |
| EVAL-ADM2587ERPIZ | | | ADM2587E Raspberry Pi Evaluation Board | | |
| EVAL-ADM2587EEB2Z | | | ADM2587E Isolated RS-485 Repeater Evaluation Board | | |

¹ Z = RoHS Compliant Part.



Rev. G | Page 22 of 22