# **Functional Diagram**



A 0.1  $\mu F$  bypass capacitor between pins 4 and 6 is recommended.

### Schematic



### **Ordering Information**

ACPL-P454 and ACPL-W454 are UL Recognized with 3750V<sub>RMS</sub> (5000V<sub>RMS</sub> under ACPL-W454) for 1 minute per UL1577 and are approved under CSA Component Accep tance Notice #5, File CA 88324.

Part Number	Option RoHS Compliant	Package	Surface Mount	Tape and Reel	IEC/EN/DIN EN 60747-5-5	Quantity
ACPL-P454 ACPL-W454	-000E	Stretched SO-6	Х			100 per tube
	-500E		Х	Х		1000 per reel
	-060E		Х		Х	100 per tube
	-560E		Х	Х	Х	1000 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

ACPL-P454-560E to order product of Stretched SO-6 package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Example 2:

ACPL-P454-000E to order product of Stretched SO-6 package in tube packaging and RoHS compliant.

Option data sheets are available. Contact your Broadcom sales representative or authorized distributor for information.

### **Package Outline Drawings**

### ACPL-W454 (Stretched SO-6, 8 mm Clearance)



Land Pattern Recommendation





Floating Lead protusion max. = 0.25 mm [0.01 inches] Lead Coplanarity = 0.1 mm [0.004 inches] Dimensions in millimeters [inches] \*Total Package Width = 4.834 ±0.254 mm (inclusive of mold flash)

#### ACPL-P454 (Stretched SO-6, 7 mm Clearance)



### **Recommended Pb-Free IR Profile**

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Use non-halide flux.

### **Regulatory Information**

The ACPL-W454/P454 are approved by the following organizations:

- IEC/EN/DIN EN 60747-5-5 (Option 060 only)
- UL Approval under UL 1577, component recognition program up to V<sub>ISO</sub> = 3750V<sub>RMS</sub> (5000V<sub>RMS</sub> for ACPL-W454). File E55361.
- CSA Approval under CSA Component Acceptance Notice #5, File CA 88324.

# **Insulation Related Specifications**

Parameter	Symbol	ACPL-W454	ACPL-P454	Units	Conditions
Min External Air Gap (Clearance)	L(IO1)	8	7	mm	Measured from input terminals to output terminals
Min. External Tracking Path (Creepage)	L(IO2)	8	8	mm	Measured from input terminals to output terminals
Min. Internal Plastic Gap (Clearance)		0.08	0.08	mm	Through insulation distance conductor to conductor
Tracking Resistance	CTI	175	175	V	DIN IEC 112/VDE 0303 Part 1
Isolation Group (per DIN VDE 0109)		llla	—	—	Material Group DIN VDE 0109

# **IEC/EN/DIN EN 60747-5-5 Insulation Characteristics**

Description	Symbol	ACPL-P454 Option 060	ACPL-W454 Option 060	Unit
Installation classification per DIN VDE 0110/39, Table 1				
for rated mains voltage $\leq 150V_{RMS}$		I-IV	I-IV	
for rated mains voltage $\leq$ 300V <sub>RMS</sub>		I-IV	I-IV	
for rated mains voltage $\leq 600V_{RMS}$		I-III	1-111	
for rated mains voltage ≤1000V <sub>RMS</sub>			1-111	
Climatic Classification		55/85/21	55/85/21	_
Pollution Degree (DIN VDE 0110/39)		2	2	_
Maximum Working Insulation Voltage	V <sub>IORM</sub>	891	1140	V <sub>peak</sub>
Input to Output Test Voltage, Method b <sup>a</sup>	V <sub>PR</sub>	1671	2137	V <sub>peak</sub>
$V_{IORM} \times 1.875 = V_{PR'}$ 100% Production Test with t <sub>m</sub> =1 sec, Partial discharge < 5 pC				
Input to Output Test Voltage, Method a <sup>a</sup>	V <sub>PR</sub>	1426	1824	$V_{peak}$
$V_{IORM} \times 1.6 = V_{PR}$ , Type and Sample Test, t <sub>m</sub> =10 sec, Partial discharge < 5 pC				
Highest Allowable Overvoltage	V <sub>IOTM</sub>	6000	8000	V <sub>peak</sub>
(Transient Overvoltage t <sub>ini</sub> = 60 sec)				
Safety-limiting values - maximum values allowed in the event of a failure.				
Case Temperature	Τ <sub>S</sub>	175	175	°C
Input Current	I <sub>S, INPUT</sub>	230	230	mA
Output Power	P <sub>S, OUTPUT</sub>	600	600	mW
Insulation Resistance at TS, V <sub>IO</sub> = 500V	R <sub>S</sub>	≥10 <sup>9</sup>	≥10 <sup>9</sup>	Ω

a. Refer to the optocoupler section of the Isolation and Control Components Designer's Catalog, under Product Safety Regulations section, (IEC/EN/DIN EN 60747-5-5) for a detailed description of Method a and Method b partial discharge test profiles.

# **Absolute Maximum Ratings**

Parameter	Value
Storage Temperature	–55°C to +125°C
Operating Temperature	–55°C to +100°C
Average Input Current – I <sub>F</sub>	25 mA <sup>a</sup>
Peak Input Current – I <sub>F</sub>	50 mA[ <sup>b</sup> (50% duty cycle, 1 ms pulse width)
Peak Transient Input Current – I <sub>F</sub>	1.0A (≤ 1 ms pulse width, 300 pps)
Reverse Input Voltage – V <sub>R</sub> (Pin 3-1)	5V
Input Power Dissipation	45 mW <sup>c</sup>
Average Output Current – I <sub>O</sub> (Pin 5)	8 mA
Peak Output Current	16 mA
Output Voltage – V <sub>O</sub> (Pin 5-4)	-0.5V to +20V
Supply Voltage – V <sub>CC</sub> (Pin 6-4)	-0.5V to +30V
Output Power Dissipation	100 mW <sup>d</sup>
Solder Reflow Temperature Profile	See Package Outline Drawings section

a. Derate linearly above 70°C free-air temperature at a rate of 0.8 mA/°C.

b. Derate linearly above 70°C free-air temperature at a rate of 1.6 mA/°C.

c. Derate linearly above 70°C free-air temperature at a rate of 0.9 mW/°C.

d. Derate linearly above 70°C free-air temperature at a rate of 2.0 mW/°C.

# **DC Electrical Specifications**

Parameter	Symbol	Min.	Typ. <sup>a</sup>	Max.	Unit	r I	Test Conditions			Note
Current Transfer Ratio	CTR	25	32	60	%	T <sub>A</sub> = 25°C	$V_0 = 0.4V$	l <sub>F</sub> = 16 mA	1, 2, 4	b
		21	34	—			$V_{0} = 0.5V$	$V_{CC} = 4.5V$		
Current Transfer Ratio	CTR	26	35	65	%	$T_A = 25^{\circ}C$	$V_{0} = 0.4V$	I <sub>F</sub> = 12 mA		b
		22	37	—		_	$V_{0} = 0.5V$	$V_{CC} = 4.5V$		
Logic Low Output Voltage	V <sub>OL</sub>	—	0.2	0.4	V	$T_A = 25^{\circ}C$	l <sub>O</sub> = 3.0 mA	l <sub>F</sub> = 16 mA	16 mA 1	
			0.2	0.5		—	l <sub>O</sub> = 2.4 mA	$V_{CC} = 4.5V$		
Logic High Output Current	I <sub>ОН</sub>	—	0.003	0.5	μA	T <sub>A</sub> = 25°C	V <sub>O</sub> = V <sub>CC</sub> = 5.5V	I <sub>F</sub> = 0 mA	5	
			0.01	1		T <sub>A</sub> = 25°C	$V_0 = V_{CC} =$ 15.0V			
			—	50						
Logic Low Supply Current	I <sub>CCL</sub>	—	50	200	μA	I <sub>F</sub> = 16 mA,	V <sub>CC</sub> = 15V	V <sub>O</sub> = Open		с
Logic High Supply Current	I <sub>ССН</sub>	—	0.02	1	μΑ	$T_A = 25^{\circ}C$	$I_F = 0 \text{ mA},  V_{CC} = 15V$		с	
			0.02	2			V <sub>O</sub> = Open			
Input Forward Voltage	V <sub>F</sub>	—	1.5	1.7	V	$T_A = 25^{\circ}C$	I <sub>F</sub> = 1	6 mA	3	
			1.5	1.8		—				
Input Reverse Breakdown Voltage	BV <sub>R</sub>	5	—	—	V		I <sub>R</sub> = 10A			
Temperature Coefficient of Forward Voltage	$\Delta V_F / \Delta T_A$	—	-1.6	—	mV/°C	I <sub>F</sub> = 16 mA				
Input Capacitance	C <sub>IN</sub>	—	60	—	pF	f	= 1 MHz, V <sub>F</sub> =	0		

Over recommended temperature ( $T_A = 0^{\circ}C$  to 70°C) unless otherwise specified.

a. All typicals at  $T_A = 25^{\circ}C$ .

b. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current (I<sub>0</sub>), to the forward LED input current (I<sub>F</sub>), times 100.

c. Use of a 0.1 µF bypass capacitor connected between pins 4 and 6 is recommended.

# **Switching Specifications**

Parameter	Symbol	Min.	Typ. <sup>a</sup>	Max.	Unit		Test Conditions		
Propagation Delay	t <sub>PHL</sub>	_	0.2	0.3	μs	$T_A = 25^{\circ}C$	Pulse: $f = 20$ kHz, Duty Cycle = 10%	6, 8, 9	b
Output		—	0.2	0.5		— T <sub>A</sub> = 25°C	$R_L = 1.9 \text{ k}\Omega, C_L = 15 \text{ pF}, V_{THHL} = 1.5 \text{ V}$		
		0.2	0.5	0.7			Pulse: f = 10 kHz, Duty Cycle = 50% I <sub>F</sub> = 12 mA, <sub>VCC</sub> = 15.0V $R_L = 20 k\Omega$ , $C_L = 100 pF$ , $V_{THHL} = 1.5V$	6, 10–14	с
		0.1	0.5	1.0		_			
Propagation Delay	t <sub>PLH</sub>	_	0.3	0.5	μs	T <sub>A</sub> = 25°C	Pulse: $f = 20 \text{ kHz}$ , Duty Cycle = 10%	6, 8, 9	b
Output			0.3	0.7			$R_L = 1.9 \text{ k}\Omega, C_L = 15 \text{ pF}, V_{THHL} = 1.5 \text{ V}$		
		0.3	0.8	1.1		$T_A = 25^{\circ}C$	Pulse: $f = 10 \text{ kHz}$ , Duty Cycle = 50%	6, 10–14	с
		0.2	0.8	1.4		—	$R_L = 20 \text{ k}\Omega, C_L = 100 \text{ pF}, V_{THHL} = 2.0V$		
Propagation Delay Difference Between Any 2 Parts	t <sub>PLH</sub> – t <sub>PHL</sub>	-0.4	+0.3	+0.9	μs	T <sub>A</sub> = 25°C	Pulse: $f = 10 \text{ kHz}$ , Duty Cycle = 50%	6, 10–14	d
		-0.7	+0.3	+1.3	μs	—	$R_{L} = 20 \text{ k}\Omega, C_{L} = 100 \text{ pF}$ $V_{THHL} = 1.5V, V_{THLH} = 2.0V$		
Common Mode Transient Immunity at	CM <sub>H</sub>	15	30	_	kV/s	T <sub>A</sub> = 25°C	$V_{CC} = 5.0V, R_L = 1.9 \text{ k}\Omega$ $C_L = 15 \text{ pF}, I_F = 0 \text{ mA}, V_{CM} = 1500 \text{ V}_{P-P}$	7	b, e
Logic High Level Output		15	30	—		T <sub>A</sub> = 25°C	$V_{CC} = 15.0V, R_L = 20 kΩ$ $C_L = 100 pF, I_F = 0 mA$ $V_{CM} = 1500 V_{P-P}$	7	c, f
Common Mode Transient Immunity at Logic Low Level Output	CM <sub>L</sub>	15	30	_	kV/μs	T <sub>A</sub> = 25°C	$V_{CC} = 5.0V, R_L = 1.9 \text{ k}\Omega$ $C_L = 15 \text{ pF, } I_F = 16 \text{ mA}$ $V_{CM} = 1500 \text{ V}_{P-P}$	7	b, e
		15	30	_		T <sub>A</sub> = 25°C	$V_{CC} = 15.0V, R_L = 20 \text{ k}\Omega$ $C_L = 100 \text{ pF, I}_F = 12 \text{ mA}$ $V_{CM} = 1500 \text{ V}_{P-P}$	7	c, f
		15	30	_		T <sub>A</sub> = 25°C	$V_{CC} = 15.0V, R_L = 20 \text{ k}\Omega$ $C_L = 100 \text{ pF}, I_F = 16 \text{ mA}$ $V_{CM} = 1500 \text{ V}_{P-P}$	7	c, f

Over recommended temperature ( $T_A = 0^{\circ}C$  to 70°C) unless otherwise specified

a. All typicals at  $T_A = 25^{\circ}C$ .

b. The 1.9 k\Omega load represents 1 TTL unit load of 1.6 mA and the 5.6 k\Omega pull-up resistor.

c. The RL = 20 kΩ,  $C_L$  = 100 pF load represents an IPM (Intelligent Power Mode) load.

d. The difference between t<sub>PLH</sub> and t<sub>PHL</sub>, between any two ACPL-W454/P454 parts under the same test condition. (See Power Inverter Dead Time and Propagation Delay Specifications section).

e. Under TTL load and drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable (positive)  $dV_{CM}/dt$  on the leading edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (that is,  $V_0 > 2.0V$ ). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative)  $dV_{CM}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (that is,  $V_0 < 0.8V$ ).

f. Under IPM (Intelligent Power Module) load and LED drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable  $dV_{CM}/dt$  on the leading edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (that is,  $V_O > 3.0V$ ). Common mode transient immunity in a Logic Low level is the maximum tolerable  $dV_{CM}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state that is,  $V_O < 1.0V$ ).

### **Package Characteristics**

Over recommended temperature ( $T_A = 0^{\circ}C$  to 70°C) unless otherwise specified. All typicals at  $T_A = 25^{\circ}C$ .

Parameter	Symbol	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Notes
Input-Output Momentary Withstand	V <sub>ISO</sub>	3750	—		Vrms	$RH \le 50\%$ , t = 1 min, $T_A = 25$ °C		b,c
Voltage <sup>a</sup>		5000 (	For "ACPL-	W454)				
Input-Output Resistance	R <sub>I-O</sub>	_	10 <sup>12</sup>	—	Ω	$V_{I-O} = 500V_{DC}$		b
Input-Output Capacitance	C <sub>I-O</sub>		0.6	—	pF	$f = 1 MHz; V_{I-O} = 0V_{DC}$		b

a. The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable).

b. Device considered a two-terminal device: Pins 1 and 3 shorted together and Pins 4, 5, and 6 shorted together.

c. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  $\geq$  4500 V<sub>RMS</sub> for 1 second (leakage detection current limit,  $I_{I-O} \leq 5 \mu A$ ); each optocoupler under ACPL-W454 is proof tested by applying an insulation test voltage  $\geq$  6000 V<sub>RMS</sub> for 1 second (leakage detection current limit,  $I_{I-O} \leq 5 \mu A$ ).





Figure 3 Input Current vs. Forward Voltage



#### Figure 2 Current Transfer Ratio vs. Input Current



Figure 4 Current Transfer Ratio vs. Temperature



Broadcom - 9 -

#### Figure 5 Logic High Output Current vs. Temperature



#### Figure 6 Switching Test Circuit



#### Figure 7 Test Circuit for Transient Immunity and Typical Waveforms



Figure 8 Propagation Delay Time vs. Temperature



#### Figure 10 Propagation Delay Time vs. Load Resistance



Figure 12 Propagation Delay Time vs. Load Resistance



Figure 9 Propagation Delay Time vs. Load Resistance



Figure 11 Propagation Delay Time vs. Temperature



Figure 13 Propagation Delay Time vs. Load Capacitance



Broadcom - 11 -

#### Figure 14 Propagation Delay Time vs. Supply Voltage



For product information and a complete list of distributors, please go to our web site: www.broadcom.com

Broadcom, the pulse logo, Connecting everything, Avago Technologies, Avago, and the A logo are among the trademarks of Broadcom and/or its affiliates in the United States, certain other countries and/or the EU.

Copyright © 2016–2017 by Broadcom. All Rights Reserved.

The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries. For more information, please visit www.broadcom.com.

Broadcom reserves the right to make changes without further notice to any products or data herein to improve reliability, function, or design.

Information furnished by Broadcom is believed to be accurate and reliable. However, Broadcom does not assume any liability arising out of the application or use of this information, nor the application or use of any product or circuit described herein, neither does it convey any license under its patent rights nor the rights of others.

AV02-1307EN – June 16, 2017

# BROADCOM<sup>®</sup>

