


Ordering Information⁽¹⁾

Part Number	Package Type	Operating Range	Package Marking
SY897132LKG	K-28	Industrial	7132L with Pb-Free bar-line indicator
SY897132LKGTR ⁽²⁾	K-28	Industrial	7132L with Pb-Free bar-line indicator
SY897132LKY	K-28	Industrial	7132L with Pb-Free bar-line indicator
SY897132LKYTR ⁽²⁾	K-28	Industrial	7132L with Pb-Free bar-line indicator

Notes:

1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC Electricals only.
2. Tape and Reel.

Pin Configuration



28-Pin TSSOP (K-28)

Pin Description

Pin Number	Pin Name	Pin Function
5, 6 24, 23 18, 17	IN, /IN IN0, /IN0 IN1, /IN1	Differential Input Pairs: The inputs are internally biased to 1.2V.
11,12 28,27 21,20	OUT, /OUT OUT0, /OUT0 OUT1, /OUT1	LVPECL Differential Output Pairs.
2 8	OE0 OE1	Output Enable (TTL Inputs): OEx pins enable OUTx pins when HIGH. When OEx is LOW, OUTx are powered down and both OUT and /OUT go HIGH.
3	MUX	Source Select for OUT (TTL Input): Selects either IN0 (LOW) or IN1 (HIGH); defaults HIGH when left open.
16	MUX0	Source Select for OUT0 (TTL Input): Selects either IN (LOW) or IN1 (HIGH); defaults HIGH when left open.
15	MUX1	Source Select for OUT1 (TTL Input): Selects either IN (HIGH) or IN0 (LOW); defaults HIGH when left open.
9	VCC	Positive Power Supply: Bypass with 0.1 μ F//0.01 μ F low ESR capacitors as close to the V _{CC} pin as possible. Supplies input and core circuitry.
10, 13 1, 26 19, 22	VCCP VCCP0 VCCP1	Positive Output Power Supply: Bypass with 0.1 μ F//0.01 μ F low ESR capacitors as close to the VCCPx pins as possible. Supplies the respective output buffers.
4, 7, 14, 25	GND, Exposed pad	Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pins.

Input/Output Truth Table

MUX Setting		OUT & /OUT	OUT0 & /OUT0	OUT1 & /OUT1
MUX	Low	IN0 & /IN0	-	-
	High	IN1 & /IN1	-	-
MUX0	Low	-	IN & /IN	-
	High	-	IN1 & /IN1	-
MUX1	Low	-	-	IN0 & /IN0
	High	-	-	IN & /IN

Absolute Maximum Ratings⁽¹⁾

Supply Voltage (V_{CC})	0.5V to +4.0V
Input Voltage (V_{INPECL})	-0.5V to $V_{CC} + 0.5V$
Input Voltage (V_{INTTL})	-0.5V to $V_{CC} + 0.5V$
LVPECL Output Current (I_{OUT})	-50mA
Lead Temperature (soldering, 20sec.)	260°C
Maximum Case Temperature	-55°C to +125°C
Storage Temperature (T_s)	-65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage (V_{CC})	3.135V to 3.465V
Ambient Temperature (T_A)	-40°C to +85°C
Package Thermal Resistance ⁽³⁾	
TSSOP	
Still-air (θ_{JA})	76°C/W
Junction-to-Case (θ_{JC}) ⁽⁴⁾	25°C/W

DC Electrical Characteristics⁽⁵⁾

$V_{CC} = 3.135V$ to $3.465V$; $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{CC}	Power Supply Voltage Range		3.135	3.3	3.465	V
I_{CC}	Power Supply Current	Max. V_{CC}		105	125	mA
V_{IH}	Input HIGH Voltage	INx, /INx	1.2		V_{CC}	V
V_{IL}	Input LOW Voltage	INx, /INx	0		$V_{IH}-0.1$	V
V_{IN}	Input Voltage Swing	INx, /INx, see Figure 2a	0.15		1.3	V
V_{DIFF_IN}	Differential Input Voltage Swing ($ I_N - /I_N $)	AC-coupled, Internally Biased to 1.2V	0.3		2.6	V
P_D	Power Dissipation	Outputs Open, Max V_{CC}			450	mW

LVPECL Outputs DC Electrical Characteristics⁽⁵⁾

$V_{CC} = 3.135V$ to $3.465V$; $T_A = -40^\circ C$ to $+85^\circ C$, $R_L = 50\Omega$ to $V_{CC}-2.0V$ unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{OH}	Output HIGH Voltage			$V_{CC}-1V$		V
V_{OL}	Output LOW Voltage			$V_{CC}-1.8V$		V
$V_{DIFF_OUT_50}$	Differential Output Voltage Swing		1000		2200	mV
$V_{DIFF_OUT_75}$	Differential Output Voltage Swing	$R_L = 75\Omega$ to $V_{CC}-2.0V$	1200		2200	mV

LVTTTL/CMOS DC Electrical Characteristics⁽⁵⁾

$V_{CC} = 3.135V$ to $3.465V$; $T_A = -40^\circ C$ to $+85^\circ C$, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
V_{IH}	Input HIGH Voltage		2.0		$V_{CC}+0.5$	V
V_{IL}	Input LOW Voltage		0		0.8	V
I_{IH}	Input HIGH Current				100	μA
I_{IL}	Input LOW Current		-100			μA

Notes:

1. Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.
2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
3. Package thermal resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. ψ_{JB} and θ_{JA} values are determined for a four-layer board in still-air number, unless otherwise stated. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.
4. JEDEC standard multilayer board -2S2P (2 signal, 2 power)
5. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC Electrical Characteristics

$V_{CC} = 3.135V$ to $3.465V$; $T_A = -40^{\circ}C$ to $+85^{\circ}C$, unless otherwise stated.

Symbol	Parameter	Condition	Min	Typ	Max	Units
f_{MAX}	Maximum Frequency	NRZ Data	1.5			Gbps
t_{PD}	Propagation Delay	Figure 1a		0.4	4	ns
t_{Jitter}	Deterministic Jitter	Note 8			40	ps _{pp}
t_R, t_F	Output Rise/Fall Times (20% to 80%)	At full output swing.		140	175	ps
	Duty Cycle		47		53	%
T_{ENABLE}	Output Enable Time (OE LOW to HIGH)	See Figure 1b		8	20	ns
$T_{DISABLE}$	Output Disable Time (OE HIGH to LOW)	See Figure 1b		3	10	ns

Notes:

6. Output-to-Output skew is the difference in time between both outputs, receiving data from the same input, for the same temperature, voltage and transition.
7. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
8. Deterministic jitter is measured at 1.5Gbps with both K28.5 and $2^{23}-1$ PRBS pattern.

Detailed Description

Input Functionality

The inputs are typically AC-coupled and are terminated internally to 1.2V. SY897132L can accept AC-coupled and DC-coupled LVPECL, CML.

Outputs Termination

The SY897132L are capable of driving differential transmission lines with either 50Ω or 75Ω impedance. The outputs are designed to operate with or without external termination resistors. However, differential transmission lines should be terminated at the destination to avoid reflections and noise. See Figure 3 for more details.

OEx Output Enable

The Output Enable (OEx) pins on the SY897132L provide an option to turn on/off OUT0 and/or OUT1. If OEx is LOW, the entire output buffer is turned off and both differential outputs float HIGH. This would reduce overall I_{CC} by approximately 26mA for each disabled output pair.

Power Supply Bypass

The SY897132L uses separate 3.3V power supplies for its core circuitry and output buffers. By separating the power supplies, SY897132L minimizes the impact of noise coupled onto the power supply by the various switching outputs. Placing a 0.1μF bypass capacitor on the VCC pins will provide additional noise isolation.

Timing Diagrams




Figure 1a. Propagation Delay






Figure 1b. Output Enable/Disable Timing (Measured at 50%)

Typical Characteristics

$V_{CC} = 3.3V$, $V_{IN_DIFF} = 1000mV$, $T_A = 25^\circ C$, unless otherwise stated.



Single-Ended and Differential Swings



Figure 2a. Single-Ended Swing




Figure 2b. Differential Swing

Input Interface Applications





Figure 3. SY897132L Typical Application Interface Diagram


Related Product and Support Documents

Part Number	Function	Datasheet Link
HBW Solutions	New Products and Termination Application Notes	http://www.micrel.com/page.do?page=/product-info/as/HBWolutions.shtml


Package Information




TOP VIEW




SIDE VIEW



DETAIL 'A'



END VIEW



LEAD TIP DETAIL

Notes

1. ALL DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
2. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M-1994.
- △ DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- △ DIMENSION DOES NOT INCLUDE INTERNAL FLASH OR PROTRUSION.
- △ DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION.
- △ CROSS SECTION TO BE DETERMINED AT 0.10 TO 0.25MM FROM THE LEAD TIP.

28-Pin TSSOP (K-28)

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA
 TEL +1 (408) 944-0800 FAX +1 (408) 474-1000 WEB <http://www.micrel.com>

Micrel makes no representations or warranties with respect to the accuracy or completeness of the information furnished in this data sheet. This information is not intended as a warranty and Micrel does not assume responsibility for its use. Micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Micrel's terms and conditions of sale for such products, Micrel assumes no liability whatsoever, and Micrel disclaims any express or implied warranty relating to the sale and/or use of Micrel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is a Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.