
ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)VIN, RUN, PG Voltage42VAUX, VOUT, BIAS Voltage19VFB, TR/SS Voltage4VSYNC Voltage6VMaximum Internal Temperature125°CStorage Temperature-50°C to 125°C

Peak Reflow Solder Body Temperature 250°C

PIN CONFIGURATION



ORDER INFORMATION

		PART M	ARKING*	PACKAGE	MSL		
PART NUMBER	TERMINAL FINISH	DEVICE	FINISH CODE	TYPE	RATING	TEMPERATURE RANGE	
LTM8053EY#PBF	CACOOE (Dalle)	LTMOOFO	0.1	DCA	0	4090 to 10590	
LTM8053IY#PBF	SAC305 (RoHS)	LTM8053	e1	BGA	3	-40°C to 125°C	
LTM8053EY-1#PBF	CACOOE (Dalle)	LTMOOE2 1	-4	DC A	2	4000 to 40000	
LTM8053IY-1#PBF	SAC305 (RoHS)	LTM8053-1	e1	BGA	3	-40°C to 125°C	

Consult Marketing for parts specified with wider operating temperature ranges. *Device temperature grade is indicated by a label on the shipping container. Pad or ball finish code is per IPC/JEDEC J-STD-609.

- Recommended LGA and BGA PCB Assembly and Manufacturing Procedures
- · LGA and BGA Package and Tray Drawings

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified internal operating temperature range, otherwise specifications are at $T_J = 25^{\circ}$ C. $V_{IN} = 12V$, RUN = 2V, unless otherwise noted.

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Input Voltage	V _{IN} Rising	•			3.4	V
Output DC Voltage	R_{FB} Open $R_{FB} = 16.9k\Omega$, $V_{IN} = 40V$			0.97 15		V
Peak Output DC Current	$V_{OUT} = 3.3V$, $f_{SW} = 1MHz$		6			A
Quiescent Current Into V _{IN}	RUN = 0V BIAS = 0V, No Load, SYNC = 0V, Not Switching				3 300	μ Α μ Α
Quiescent Current Into BIAS	BIAS = 5V, RUN = 0V BIAS = 5V, No Load, SYNC = 0V, Not Switching BIAS = 5V, V_{OUT} = 3.3V, I_{OUT} = 3.5A, f_{SW} = 1MHz				1 275 12	μΑ μΑ mA
Line Regulation	$5.5V < V_{IN} < 36V, I_{OUT} = 1A$			0.5		%
Load Regulation	0.1A < I _{OUT} < 3.5A			0.5		%
Output Voltage Ripple	I _{OUT} = 3.5A			10		mV
Switching Frequency	$\begin{aligned} R_T &= 232 k \Omega \\ R_T &= 41.2 k \Omega \\ R_T &= 10.7 k \Omega \end{aligned}$			200 0.95 3		kHz MHz MHz
Voltage at FB		•	950	970	980	mV
Minimum BIAS Voltage	(Note 5)				3.2	V
RUN Threshold Voltage			0.9		1.06	V
RUN Current					1	μΑ
TR/SS Current	TR/SS = 0V			2		μА
TR/SS Pull-Down	TR/SS = 0.1V			200		Ω
PG Threshold Voltage at FB (Upper)	FB Falling (Note 6)			1.05		V
PG Threshold Voltage at FB (Lower)	FB Rising (Note 6)			0.89		V
PG Leakage Current	PG = 42V				1	μΑ
PG Sink Current	PG = 0.1V			150		μΑ
SYNC Threshold Voltage	Synchronization		0.4		1.5	V
SYNC Voltage	To Enable Spread Spectrum		2.9		4.2	V
SYNC Current	SYNC = 0V				35	μΑ

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: Unless otherwise noted, the absolute minimum voltage is zero.

Note 3: The LTM8053E/LTM8053E-1 is guaranteed to meet performance specifications from 0°C to 125°C internal. Specifications over the full -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM8053I/LTM8053I-1 is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the maximum internal temperature is determined by specific operating


conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.


Note 4: The LTM8053/LTM8053-1 contains overtemperature protection that is intended to protect the device during momentary overload conditions. The internal temperature exceeds the maximum operating junction temperature when the overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 5. Below this specified voltage, internal circuitry will draw power from $\ensuremath{V_{\text{IN}}}.$

Note 6. PG transitions from low to high.


 $T_A = 25$ °C, unless otherwise noted.






 $T_A = 25$ °C, unless otherwise noted.


LTM8053 Input vs Load Current $V_{OUT} = 1.5V$, BIAS = 5V 12V_{IN} 24V_{IN}




LTM8053 Input vs Load Current $V_{OUT} = 1.8V$, BIAS = 5V




LTM8053 Input vs Load Current $V_{OUT} = 2V$, BIAS = 5V




LTM8053 Input vs Load Current $V_{OUT} = 2.5V$, BIAS = 5V




LTM8053 Input vs Load Current $V_{OUT}=3.3V,\,BIAS=5V$




LTM8053 Input vs Load Current $V_{OUT} = 5V$, BIAS = 5V




LTM8053 Input vs Load Current $V_{OUT} = 8V$, $\dot{B}IAS = 5V$



LTM8053 Input vs Load Current $V_{OUT} = 12V$, BIAS = 5V




LTM8053 Input vs Load Current




Rev D







LTM8053 Input vs Load Current V_{OUT} = -5V, BIAS Tied to LTM8053 GND




LTM8053 Input vs Load Current V_{OUT} = -8V, BIAS Tied to LTM8053 GND




LTM8053 Input vs Load Current $V_{OUT} = -12V$, BIAS tied to LTM8053 GND




LTM8053 Input vs Load Current $V_{OUT} = -15V$, BIAS Tied to LTM8053 GND




LTM8053 BIAS Current vs Load Current V_{OUT} = 0.97V, BIAS = 5V




LTM8053 BIAS Current vs Load




LTM8053 BIAS Current vs Load CurrentV_{OUT} = 1.5V, BIAS = 5V




LTM8053 BIAS Current vs Load Current Vollt = 1.8V. BIAS = 5V












LTM8053 Maximum Load Current vs V_{IN}, BIAS Open




LTM8053 Derating, $V_{OUT} = 0.97V$, BIAS = 5V, DC1934A Demo Board




LTM8053 Derating, $V_{OUT} = 1.2V$, BIAS = 5V, DC1934A Demo Board




LTM8053 Derating, $V_{OUT} = 1.5V$, BIAS = 5V, DC1934A Demo Board




LTM8053 Derating, V_{OUT} = 1.8V, BIAS = 5V, DC1934A Demo Board




LTM8053 Derating, V_{OUT} = 2V, BIAS = 5V, DC1934A Demo Board




LTM8053 Derating, $V_{OUT} = 2.5V$, BIAS = 5V, DC1934A Demo Board





LTM8053 Derating, V_{OUT} = 3.3V, BIAS = 5V, DC1934A Demo Board




 $T_A = 25$ °C, unless otherwise noted.









LTM8053 Derating, V_{OUT} = 15V, BIAS = 5V, DC1934A Demo Board




LTM8053 Derating, $V_{OUT} = -3.3V$, BIAS Tied to LTM8053 GND, DC1934A Demo Board



LTM8053 Derating, V_{OUT} = -5V, BIAS Tied to LTM8053 GND, DC1934A Demo Board




LTM8053 Derating, V_{OUT} = -8V, BIAS Tied to LTM8053 GND, DC1934A Demo Board




Rev D


LTM8053 Derating, $V_{OUT} = -12V$, BIAS Tied to LTM8053 GND, DC1934A Demo Board



LTM8053 Derating, V_{OUT} = -15V, BIAS Tied to LTM8053 GND, DC1934A Demo Board



LTM8053 CISPR32 Class B Emissions DC1934A Demo Board, No EMI Filter (C10 = 0.1µF, Short L1, Open C7)



PIN FUNCTIONS

GND (Bank 1, A1, A6, B3): Tie these GND pins to a local ground plane below the LTM8053/LTM8053-1 and the circuit components. In most applications, the bulk of the heat flow out of the LTM8053/LTM8053-1 is through these pads, so the printed circuit design has a large impact on the thermal performance of the part. See the PCB Layout and Thermal Considerations sections for more details.

V_{IN} (**Bank 2**): V_{IN} supplies current to the LTM8053/LTM8053-1's internal regulator and to the internal power switch. These pins must be locally bypassed with an external, low ESR capacitor; see Table 2 for recommended values.

V_{OUT} (**Bank 3**): Power Output Pins. Apply the output filter capacitor and the output load between these pins and GND pins.

BIAS (Pin A2): The BIAS pin connects to the internal power bus. Connect to a power source greater than 3.2V. If V_{OUT} is greater than 3.2V, connect this pin to AUX. Decouple this pin with at least $1\mu F$ if the voltage source for BIAS is remote. If unused or when generating a negative output, connect BIAS to LTM8053/LTM8053-1 GND.

PG (Pin A3): The PG pin is the open-collector output of an internal comparator. PG remains low until the FB pin voltage is between 0.89V and 1.05V typical. The PG signal is valid when V_{IN} is above 3.4V. If V_{IN} is above 3.4V and RUN is low, PG will drive low. If this function is not used, leave this pin floating.

SHARE (Pin A4, LTM8053 only): Tie this to the SHARE pin of another LTM8053 to load share. Otherwise leave floating. Do not drive this pin.

VC (Pin A4, LTM8053-1 only): Error Amplifier Output. The LTM8053-1 has internal compensation, so this pin is normally not used. In some cases, it may be beneficial to connect an RC network to this pin to modify the LTM8053-1 behavior.

RT (Pin A5): The RT pin is used to program the switching frequency of the LTM8053/LTM8053-1 by connecting a resistor from this pin to ground. The Applications Information section of the data sheet includes a table to determine the resistance value based on the desired

switching frequency. Minimize capacitance at this pin. Do not drive this pin.

FB (**Pin B1**): The LTM8053/LTM8053-1 regulates its FB pin to 0.97V. Connect the adjust resistor from this pin to ground. The value of R_{FB} is given by the equation $R_{FB} = 241.53/(V_{OUT} - 0.97)$, where R_{FB} is in kΩ.

AUX (Pin B2): Low Current Voltage Source for BIAS. In many designs, the BIAS pin is simply connected to V_{OUT} . The AUX pin is internally connected to V_{OUT} and is placed adjacent to the BIAS pin to ease printed circuit board routing. Also, some applications require a feed-forward capacitor; it can be connected from AUX to FB for convenient PCB routing. Although this pin is internally connected to V_{OUT} , it is not intended to deliver a high current, so do not draw current from this pin to the load.

SYNC (Pin B4, LTM8053 only): External Clock Synchronization Input and Operational Mode. This pin programs four different operating modes: 1) Burst Mode® operation. Tie this pin to ground for Burst Mode operation at low output loads—this will result in low quiescent current. 2) Pulse-skipping mode. Float this pin for pulse-skipping mode. This mode offers full frequency operation down to low output loads before pulse-skipping mode occurs. 3) Spread spectrum mode. Tie this pin high (between 2.9V and 4.2V) for pulse-skipping mode with spread spectrum modulation. 4) Synchronization mode. Drive this pin with a clock source to synchronize to an external frequency. During synchronization the part will operate in pulse-skipping mode.

SYNC (Pin B4, LTM8053-1 only): External Clock Synchronization Input and Operational Mode. This pin programs four different operating modes: 1) Burst Mode operation. Tie this pin to ground for Burst Mode operation at low output loads—this will result in low quiescent current. 2) Forced continuous mode (FCM). This mode offers full frequency operation over a wide load range. Float this pin for FCM. 3) Spread spectrum mode. Tie this pin high (between 2.9V and 4.2V) for FCM with spread spectrum modulation. 4) Synchronization mode. Drive this pin with a clock source to synchronize to an external frequency. During synchronization the part will operate in FCM.


TR/SS (Pin B5): The TR/SS pin is used to provide a soft-start or tracking function. The internal $2\mu A$ pull-up current in combination with an external capacitor tied to this pin creates a voltage ramp. If TR/SS is less than 0.97V, the FB voltage tracks to this value. For tracking, tie a resistor divider to this pin from the tracked output. This pin is pulled to ground with an internal MOSFET during shutdown and fault conditions; use a series resistor if driving from a low impedance output. This pin may be left floating if the tracking function is not needed.

RUN (Pin B6): Pull the RUN pin below 0.9V to shut down the LTM8053/LTM8053-1. Tie to 1.06V or more for normal operation. If the shutdown feature is not used, tie this pin to the V_{IN} pin.

Table 1. LTM8053 Switching Modes

	LTM8053	LTM8053-1
Operation when SYNC = 0V	Burst Mode Operation	Burst Mode Operation
Operation when SYNC floating	DCM	FCM
Operation when SYNC	DCM	FCM
Operation when SYNC between 2.9VDC and 4.2VDC	FCM with Spread Spectrum	FCM with Spread Spectrum

BLOCK DIAGRAM



OPERATION

The LTM8053/LTM8053-1 is a stand-alone non-isolated step-down switching DC/DC power supply that can deliver up to 6A. The continuous current is determined by the internal operating temperature. It provides a precisely regulated output voltage programmable via one external resistor from 0.97V to 15V. The input voltage range is 3.4V to 40V. Given that the LTM8053/LTM8053-1 is a step-down converter, make sure that the input voltage is high enough to support the desired output voltage and load current. A simplified Block Diagram is given on the previous page.

The LTM8053/LTM8053-1 contains a current mode controller, power switching elements, power inductor and a modest amount of input and output capacitance. The LTM8053/LTM8053-1 is a fixed frequency PWM regulator. The switching frequency is set by simply connecting the appropriate resistor value from the RT pin to GND.

An internal regulator provides power to the control circuitry. This bias regulator normally draws power from the V_{IN} pin, but if the BIAS pin is connected to an external voltage higher than 3.2V, bias power is drawn from the external source (typically the regulated output voltage). This improves efficiency. The RUN pin is used to place the LTM8053/LTM8053-1 in shutdown, disconnecting the output and reducing the input current to a few μ A.

To enhance efficiency, the LTM8053/LTM8053-1 automatically switches to Burst Mode operation in light or no load situations. Between bursts, all circuitry associated with controlling the output switch is shut down reducing the input supply current.

The oscillator reduces the LTM8053/LTM8053-1's operating frequency when the voltage at the FB pin is low. This frequency foldback helps to control the output current during start-up and overload.

If SYNC is grounded, both the LTM8053 and LTM8053-1 will operate in burst mode. If SYNC is floated or driven high less than 4.2V, LTM8053 will operate in discontinuous mode, while LTM8053-1 will operate in FCM.

The TR/SS node acts as an auxiliary input to the error amplifier. The voltage at FB servos to the TR/SS voltage until TR/SS goes about 0.97V. Soft-start is implemented by generating a voltage ramp at the TR/SS pin using an external capacitor which is charged by an internal constant current. Alternatively, driving the TR/SS pin with a signal source or resistive network provides a tracking function. Do not drive the TR/SS pin with a low impedance voltage source. See the Applications Information section for more details.

The LTM8053/LTM8053-1 contains a power good comparator which trips when the FB pin is between 0.89V and 1.05V, typical. The PG output is an open-drain transistor that is off when the output is in regulation, allowing an external resistor to pull the PG pin high. The PG signal is valid when V_{IN} is above 3.4V. If V_{IN} is above 3.4V and RUN is low, PG will drive low.

The LTM8053/LTM8053-1 is equipped with a thermal shutdown that inhibits power switching at high junction temperatures. The activation threshold of this function is above 125°C to avoid interfering with normal operation, so prolonged or repetitive operation under a condition in which the thermal shutdown activates may damage or impair the reliability of the device.

Two or more LTM8053s may be operated in parallel to produce higher currents. The LTM8053-1 is not designed for parallel operation.

For most applications, the design process is straightforward, summarized as follows:

- 1. Look at Table 2 and find the row that has the desired input range and output voltage.
- 2. Apply the recommended C_{IN} , C_{OUT} , R_{FB} and R_T values.
- 3. Apply the C_{FF} (from AUX to FB) or C_{SHARE} (from SHARE to GND) capacitors as required.
- 4. Connect BIAS as indicated.

While these component combinations have been tested for proper operation, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions. Bear in mind that the maximum

output current is limited by junction temperature, the relationship between the input and output voltage magnitude and polarity and other factors. Please refer to the graphs in the Typical Performance Characteristics section for guidance.

The maximum frequency (and attendant R_T value) at which the LTM8053/LTM8053-1 should be allowed to switch is given in Table 2 in the Maximum f_{SW} column, while the recommended frequency (and R_T value) for optimal efficiency over the given input condition is given in the f_{SW} column. There are additional conditions that must be satisfied if the synchronization function is used. Please refer to the Synchronization section for details.

Table 2. Recommended Component Values and Configuration ($T_A = 25^{\circ}C$)

V _{IN}	V _{OUT}	R _{FB}	C _{IN} ²	C _{OUT}	C _{FF}	C _{SHARE}	BIAS	f _{SW}	R _T	MAX f _{SW}	MIN _{RT}
3.4V to 40V	0.97V	Open	4.7μF 50V 1206 X5R	2x 100μF 4V 0805 X5R	47pF		5V	450kHz	100k	675kHz	63.4k
3.4V to 40V	1.2V	1.05M	4.7μF 50V 1206 X5R	2x 100μF 4V 0805 X5R	47pF		5V	550kHz	78.7k	850kHz	49.9k
3.4V to 40V	1.5V	464k	4.7μF 50V 1206 X5R	100μF 4V 0805 X5R	27pF		5V	600kHz	71.5k	1.1MHz	36.5k
3.4V to 40V	1.8V	294k	4.7μF 50V 1206 X5R	100μF 4V 0805 X5R	10pF		5V	600kHz	71.5k	1.3MHz	30.9k
3.4V to 40V	2V	237k	4.7μF 50V 1206 X5R	100μF 4V 0805 X5R			5V	650kHz	64.9k	1.4MHz	28k
4V to 40V ¹	2.5V	158k	4.7μF 50V 1206 X5R	100μF 4V 0805 X5R			5V	750kHz	56.2k	1.8MHz	20.5k
5V to 40V ¹	3.3V	102k	4.7μF 50V 1206 X5R	100μF 4V 0805 X5R			5V	850kHz	48.7k	2.3MHz	14.7k
7V to 40V ¹	5V	60.4k	4.7μF 50V 1206 X5R	100μF 6.3V 1206 X5R			5V	1MHz	40.2k	3MHz	10.7k
11V to 40V ¹	8V	34k	4.7μF 50V 1206 X5R	47μF 10V 1210 X7R			5V	1.2MHz	33.2k	3MHz	10.7k
16V to 40V ¹	12V	21.5k	4.7μF 50V 1206 X5R	22μF 16V 1210 X5S			5V	1.5MHz	25.5k	3MHz	10.7k
19.5V to 40V ¹	15V	16.9k	4.7μF 50V 1206 X5R	22μF 16V 1210 X5S		47pF	5V	1.5MHz	25.5k	3MHz	10.7k
4.5V to 25V ¹	-15V	16.9k	4.7μF 50V 1206 X5R	22μF 16V 1210 X5S		47pF	LTM8053/ LTM8053-1 GND	1.5MHz	25.5k	3MHz	10.7k
3.4V to 28V ¹	-12V	21.5k	4.7μF 50V 1206 X5R	22μF 16V 1210 X5S			LTM8053/ LTM8053-1 GND	1.5MHz	25.5k	3MHz	10.7k
3.4V to 32V ¹	-8V	34k	4.7μF 50V 1206 X5R	47μF 10V 1210 X7R			LTM8053/ LTM8053-1 GND	1.2MHz	33.2k	3MHz	10.7k
3.4V to 35V ¹	-5V	60.4k	4.7μF 50V 1206 X5R	100μF 6.3V 1206 X5R			LTM8053/ LTM8053-1 GND	1MHz	40.2k	3MHz	10.7k
3.4V to 36V ¹	-3.3	102k	4.7μF 50V 1206 X5R	100μF 4V 0805 X5R			LTM8053/ LTM8053-1 GND	850kHz	48.7k	2.3MHz	14.7k

Note 1: The LTM8053/LTM8053-1 may be capable of lower input voltages but may skip switching cycles.

Note 2: An input bulk capacitor is required.

Capacitor Selection Considerations

The C_{IN} and C_{OUT} capacitor values in Table 2 are the minimum recommended values for the associated operating conditions. Applying capacitor values below those indicated in Table 2 is not recommended, and may result in undesirable operation. Using larger values is generally acceptable, and can yield improved dynamic response, if it is necessary. Again, it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental conditions.

Ceramic capacitors are small, robust and have very low ESR. However, not all ceramic capacitors are suitable. X5R and X7R types are stable over temperature and applied voltage and give dependable service. Other types, including Y5V and Z5U have very large temperature and voltage coefficients of capacitance. In an application circuit they may have only a small fraction of their nominal capacitance resulting in much higher output voltage ripple than expected.

Ceramic capacitors are also piezoelectric. In Burst Mode operation, the LTM8053/LTM8053-1's switching frequency depends on the load current, and can excite a ceramic capacitor at audio frequencies, generating audible noise. Since the LTM8053/LTM8053-1 operates at a lower current limit during Burst Mode operation, the noise is typically very quiet to a casual ear.

If this audible noise is unacceptable, use a high performance electrolytic capacitor at the output. It may also be a parallel combination of a ceramic capacitor and a low cost electrolytic capacitor.

A final precaution regarding ceramic capacitors concerns the maximum input voltage rating of the LTM8053/LTM8053-1. A ceramic input capacitor combined with trace or cable inductance forms a high-Q (underdamped) tank circuit. If the LTM8053/LTM8053-1 circuit is plugged into a live supply, the input voltage can ring to twice its nominal value, possibly exceeding the device's rating. This situation is easily avoided; see the Hot-Plugging Safely section.

Frequency Selection

The LTM8053/LTM8053-1 uses a constant frequency PWM architecture that can be programmed to switch from 200kHz to 3MHz by using a resistor tied from the RT pin to ground. Table 2 provides a list of R_T resistor values and their resultant frequencies.

Table 3. SW Frequency vs R_T Value

f _{SW} (MHz)	R _T (kΩ)
0.2	232
0.3	150
0.4	110
0.5	88.7
0.6	71.5
0.7	60.4
0.8	52.3
1.0	40.2
1.2	33.2
1.4	28.0
1.6	23.7
1.8	20.5
2.0	18.2
2.2	15.8
3.0	10.7

Operating Frequency Trade-Offs

It is recommended that the user apply the optimal R_T value given in Table 2 for the input and output operating condition. System level or other considerations, however, may necessitate another operating frequency. While the LTM8053/LTM8053-1 is flexible enough to accommodate a wide range of operating frequencies, a haphazardly chosen one may result in undesirable operation under certain operating or fault conditions. A frequency that is too high can reduce efficiency, generate excessive heat or even damage the LTM8053/LTM8053-1 if the output is overloaded or short-circuited. A frequency that is too low can result in a final design that has too much output ripple or too large of an output capacitor.

BIAS Pin Considerations

The BIAS pin is used to provide drive power for the internal power switching stage and operate other internal circuitry. For proper operation, it must be powered by at least 3.2V. If the output voltage is programmed to 3.2V or higher, BIAS may be simply tied to AUX. If V_{OLIT} is less than 3.2V, BIAS can be tied to V_{IN} or some other voltage source. If the BIAS pin voltage is too high, the efficiency of the LTM8053/LTM8053-1 may suffer. The optimum BIAS voltage is dependent upon many factors, such as load current, input voltage, output voltage and switching frequency. In all cases, ensure that the maximum voltage at the BIAS pin is less than 19V. If BIAS power is applied from a remote or noisy voltage source, it may be necessary to apply a decoupling capacitor locally to the pin. A 1µF ceramic capacitor works well. The BIAS pin may also be left open at the cost of a small degradation in efficiency. If unused or when generating a negative output, connect BIAS to LTM8053/LTM8053-1 GND.

Maximum Load

The maximum practical continuous load that the LTM8053 can drive, while rated at 3.5A, actually depends upon both the internal current limit and the internal temperature. The internal current limit is designed to prevent damage to the LTM8053 in the case of overload or short-circuit. The internal temperature of the LTM8053 depends upon operating conditions such as the ambient temperature. the power delivered, and the heat sinking capability of the system. For example, if the LTM8053 is configured to regulate at 1.2V, it may continuously deliver 5A from 12V_{IN} if the ambient temperature is controlled to less than 60°C; this is quite a bit higher than the 3.5A continuous rating. Please see the derating curve for $V_{OUT} = 1.2V$ in the Typical Performance Characteristics section. Similarly, if the output voltage is 15V and the ambient temperature is 85°C, the LTM8053 will deliver at most 2A from 24V_{IN}, which is less than the 3.5A continuous rating. Furthermore, the maximum output current of the LTM8053-1 can be less than that of the LTM8053, especially above 8V_{OUT}.

Load Sharing

Two or more LTM8053s may be paralleled to produce higher currents. To do this, tie the V_{IN} , V_{OUT} and SHARE pins of all the paralleled LTM8053s together. To ensure that paralleled modules start up together, the TR/SS pins may be tied together, as well. If it is inconvenient to tie the TR/SS pins together, make sure that the same valued soft-start capacitors are used for each μ Module regulator. An example of two LTM8053s configured for load sharing is given in the Typical Applications section.

For closer load sharing, synchronize the LTM8053s to an external clock source. When load sharing among n units and using a single R_{FB} resistor, the value of the resistor is:

$$R_{FB} = \frac{241.53}{n(V_{OUT} - 0.97)}$$

where R_{FB} is in $k\Omega$.

Do not parallel LTM8053-1s. The LTM8053-1 is not designed for parallel operation.

Burst Mode Operation

To enhance efficiency at light loads, the LTM8053/LTM8053-1 automatically switches to Burst Mode operation which keeps the output capacitor charged to the proper voltage while minimizing the input quiescent current. During Burst Mode operation, the LTM8053/LTM8053-1 delivers single cycle bursts of current to the output capacitor followed by sleep periods where most of the internal circuitry is powered off and energy is delivered to the load by the output capacitor. During the sleep time, $V_{\rm IN}$ and BIAS quiescent currents are greatly reduced, so, as the load current decreases towards a no load condition, the percentage of time that the LTM8053/LTM8053-1 operates in sleep mode increases and the average input current is greatly reduced, resulting in higher light load efficiency.

Burst Mode operation is enabled by tying SYNC to GND.

Minimum Input Voltage

The LTM8053/LTM8053-1 is a step-down converter, so a minimum amount of headroom is required to keep the output in regulation. Keep the input above 3.4V to ensure proper operation. Voltage transients or ripple valleys that cause the input to fall below 3.4V may turn off the LTM8053/LTM8053-1.

Output Voltage Tracking and Soft-Start

The LTM8053/LTM8053-1 allows the user to program its output voltage ramp rate by means of the TR/SS pin. An internal 2µA pulls up the TR/SS pin to about 2.4V. Putting an external capacitor on TR/SS enables soft starting the output to reduce current surges on the input supply. During the soft-start ramp the output voltage will proportionally track the TR/SS pin voltage. For output tracking applications, TR/SS can be externally driven by another voltage source. From 0V to 0.97V, the TR/SS voltage will override the internal 0.97V reference input to the error amplifier, thus regulating the FB pin voltage to that of the TR/SS pin. When TR/SS is above 0.97V, tracking is disabled and the feedback voltage will regulate to the internal reference voltage. The TR/SS pin may be left floating if the function is not needed.

An active pull-down circuit is connected to the TR/SS pin which will discharge the external soft-start capacitor in the case of fault conditions and restart the ramp when the faults are cleared. Fault conditions that clear the soft-start capacitor are the RUN pin transitioning low, V_{IN} voltage falling too low, or thermal shutdown.

Prebiased Output

As discussed in the Output Voltage Tracking and Soft-Start section, the LTM8053/LTM8053-1 regulates the output to the FB voltage determined by the TR/SS pin whenever TR/SS is less than 0.97V. If the LTM8053/LTM8053-1 output is higher than the target output voltage, the LTM8053/LTM8053-1 will attempt to regulate the output to the target voltage by returning a small amount of energy back to the input supply. If there is nothing loading the input supply, its voltage may rise. Take care that it does not rise so high that the input voltage exceeds the absolute maximum rating of the LTM8053/LTM8053-1. The LTM8053-1 is designed

to attempt to protect itself as the rising V_{IN} approaches its absolute maximum rating by disabling FCM.

Frequency Foldback

The LTM8053/LTM8053-1 is equipped with frequency foldback which acts to reduce the thermal and energy stress on the internal power elements during a short-circuit or output overload condition. If the LTM8053/LTM8053-1 detects that the output has fallen out of regulation, the switching frequency is reduced as a function of how far the output is below the target voltage. This in turn limits the amount of energy that can be delivered to the load under fault. During the start-up time, frequency foldback is also active to limit the energy delivered to the potentially large output capacitance of the load. When a clock is applied to the SYNC pin, the SYNC pin is floated or held high, the frequency foldback is disabled and the switching frequency will slow down only during overcurrent conditions.

Synchronization

To select low ripple Burst Mode operation, tie the SYNC pin below about 0.4V (this can be ground or a logic low output). To synchronize the LTM8053/LTM8053-1 oscillator to an external frequency connect a square wave (with about 20% to 80% duty cycle) to the SYNC pin. The square wave amplitude should have valleys that are below 0.4V and peaks above 1.5V.

The LTM8053 will not enter Burst Mode operation at low output loads while synchronized to an external clock, but instead will pulse skip to maintain regulation. The LTM8053 may be synchronized over a 200kHz to 3MHz range. The R_T resistor should be chosen to set the LTM8053 switching frequency equal to or below the lowest synchronization input. For example, if the synchronization signal will be 500kHz and higher, the R_T should be selected for 500kHz.

For some applications it is desirable for the LTM8053 to operate in pulse-skipping mode, offering two major differences from Burst Mode operation. The first is that the clock stays awake at all times and all switching cycles are aligned to the clock. Second is that full switching frequency is reached at lower output load than in Burst Mode operation. These two differences come at the expense of

Rev D

increased quiescent current. To enable pulse-skipping mode, the SYNC pin is floated.

The LTM8053-1 does not operate in discontinuous mode. Instead, it operates in Burst Mode when SYNC is grounded, and in forced continuous mode when SYNC is floated or driven high and less than 4.2V. When an external SYNC clock signal is applied, the LTM8053-1 operates in FCM.

The LTM8053/LTM8053-1 features spread spectrum operation to further reduce EMI/EMC emissions. To enable spread spectrum operation, apply between 2.9V and 4.2V to the SYNC pin. In this mode, triangular frequency modulation is used to vary the switching frequency between the value programmed by R_T to about 20% higher than that value. The modulation frequency is about 3kHz. For example, when the LTM8053/LTM8053-1 is programmed to 2MHz, the frequency will vary from 2MHz to 2.4MHz at a 3kHz rate. When spread spectrum operation is selected, Burst Mode operation is disabled, and the part will run in pulse-skipping mode.

The LTM8053 does not operate in forced continuous mode regardless of SYNC signal.

Negative Output

The LTM8053/LTM8053-1 is capable of generating a negative output voltage by connected its V_{OUT} to system GND and the LTM8053/LTM8053-1 GND to the negative voltage rail. An example of this is shown in the Typical Applications section. The most versatile way to generate a negative output is to use a dedicated regulator that was designed to generate a negative voltage, but using a buck regulator like the LTM8053/LTM8053-1 to generate a negative voltage is a simple and cost effective solution, as long as certain restrictions are kept in mind.

Figure 1a shows a typical negative output voltage application. Note that LTM8053/LTM8053-1 V_{OUT} is tied to system GND and input power is applied from V_{IN} to LTM8053/LTM8053-1 V_{OUT}. As a result, the LTM8053/LTM8053-1 is not behaving as a true buck regulator, and the maximum output current is depends upon the input voltage. In the example shown in the Typical Applications section, there is an attending graph that shows how much current the LTM8053/LTM8053-1 deliver for given input voltages.




Figure 1a. The LTM8053/LTM8053-1 Can Be Used to Generate a Negative Voltage




Figure 1b. Any Output Voltage Transient Appears on LTM8053/LTM8053-1 GND




Figure 1c. A Schottky Diode Can Limit the Transient Caused by a Fast Rising V_{IN} to Safe Levels

Note that this configuration requires that any load current transient will directly impress the transient voltage onto the LTM8053/LTM8053-1 GND, as shown in Figure 1b, so fast load transients can disrupt the LTM8053/LTM8053-1's operation or even cause damage. Carefully evaluate whether the negative buck configuration is suitable for the application.

The C_{IN} and C_{OUT} capacitors in Figure 1c form an AC divider at the negative output voltage node. If V_{IN} is hot-plugged

or rises quickly, the resultant V_{OUT} will be a positive transient, which may be unhealthy for the application load. An antiparallel Schottky diode may be able to prevent this positive transient from damaging the load. The location of this Schottky diode is important. For example, in a system where the LTM8053/LTM8053-1 is far away from the load, placing the Schottky diode closest to the most sensitive load component may be the best design choice. Carefully evaluate whether the negative buck configuration is suitable for the application. When generating a negative output, connect BIAS to LTM8053/LTM8053-1 GND.

Shorted Input Protection

Care needs to be taken in systems where the output is held high when the input to the LTM8053/LTM8053-1 is absent. This may occur in battery charging applications or in battery backup systems where a battery or some other supply is diode OR-ed with the LTM8053/LTM8053-1's output. If the V_{IN} pin is allowed to float and the RUN pin is held high (either by a logic signal or because it is tied to V_{IN}), then the LTM8053/LTM8053-1's internal circuitry pulls its quiescent current through its internal power switch. This is fine if your system can tolerate a few milliamps in this state. If you ground the RUN pin, the internal current drops to essentially zero. However, if the V_{IN} pin is grounded while the output is held high, parasitic diodes inside the LTM8053/LTM8053-1 can pull large currents from the output through the V_{IN} pin. Figure 2 shows a circuit that runs only when the input voltage is present and that protects against a shorted or reversed input.




Figure 2. The Input Diode Prevents a Shorted Input from Discharging a Backup Battery Tied to the Output. It Also Protects the Circuit from a Reversed Input. The LTM8053 Runs Only When the Input Is Present.

PCB Layout

Most of the headaches associated with PCB layout have been alleviated or even eliminated by the high level of integration of the LTM8053/LTM8053-1. The LTM8053/LTM8053-1 is nevertheless a switching power supply, and care must be taken to minimize EMI and ensure proper operation. Even with the high level of integration, you may fail to achieve specified operation with a haphazard or poor layout. See Figure 3 for a suggested layout. Ensure that the grounding and heat sinking are acceptable.

A few rules to keep in mind are:

- 1. Place C_{FF}, C_{SHARE}, R_{FB} and R_T as close as possible to their respective pins.
- 2. Place the C_{IN} capacitor as close as possible to the V_{IN} and GND connection of the LTM8053/LTM8053-1.
- 3. Place the C_{OUT} capacitor as close as possible to the V_{OUT} and GND connection of the LTM8053/LTM8053-1.
- 4. Place the C_{IN} and C_{OUT} capacitors such that their ground current flow directly adjacent to or underneath the LTM8053/LTM8053-1.
- 5. Connect all of the GND connections to as large a copper pour or plane area as possible on the top layer. Avoid breaking the ground connection between the external components and the LTM8053/LTM8053-1.
- 6. Use vias to connect the GND copper area to the board's internal ground planes. Liberally distribute these GND vias to provide both a good ground connection and thermal path to the internal planes of the printed circuit board. Pay attention to the location and density of the thermal vias in Figure 3. The LTM8053/LTM8053-1 can benefit from the heat-sinking afforded by vias that connect to internal GND planes at these locations, due to their proximity to internal power handling components. The optimum number of thermal vias depends upon the printed circuit board design. For example, a board might use very small via holes. It should employ more thermal vias than a board that uses larger holes.




Figure 3. Layout Showing Suggested External Components, GND Plane and Thermal Vias

Hot-Plugging Safely

The small size, robustness and low impedance of ceramic capacitors make them an attractive option for the input bypass capacitor of LTM8053/LTM8053-1. However, these capacitors can cause problems if the LTM8053/LTM8053-1 is plugged into a live supply (see Linear Technology Application Note 88 for a complete discussion). The low loss ceramic capacitor combined with stray inductance in series with the power source forms an underdamped tank circuit, and the voltage at the V_{IN} pin of the LTM8053/ LTM8053-1 can ring to more than twice the nominal input voltage, possibly exceeding the LTM8053/LTM8053-1's rating and damaging the part. If the input supply is poorly controlled or the LTM8053/LTM8053-1 is hot-plugged into an energized supply, the input network should be designed to prevent this overshoot. This can be accomplished by installing a small resistor in series to V_{IN}, but the most popular method of controlling input voltage overshoot is add an electrolytic bulk cap to the V_{IN} net. This capacitor's relatively high equivalent series resistance damps the circuit and eliminates the voltage overshoot. The extra capacitor improves low frequency ripple filtering and can slightly improve the efficiency of the circuit, though it is likely to be the largest component in the circuit.

Thermal Considerations

The LTM8053/LTM8053-1 output current may need to be derated if it is required to operate in a high ambient temperature. The amount of current derating is dependent upon the input voltage, output power and ambient temperature. The derating curves given in the Typical Performance Characteristics section can be used as a guide. These curves were generated by the LTM8053/LTM8053-1 mounted to a 58cm²4-layer FR4 printed circuit board. Boards of other sizes and layer count can exhibit different thermal behavior, so it is incumbent upon the user to verify proper operation over the intended system's line, load and environmental operating conditions.

For increased accuracy and fidelity to the actual application, many designers use FEA (finite element analysis) to predict thermal performance. To that end, Page 2 of the data sheet typically gives four thermal coefficients:

 θ_{JA} – Thermal resistance from junction to ambient

 $\theta_{JCbottom}-Thermal\,resistance\,from\,junction\,to\,the\,bottom$ of the product case

 $\theta_{\mbox{\scriptsize JCtop}}$ – Thermal resistance from junction to top of the product case

 θ_{JB} – Thermal resistance from junction to the printed circuit board.

While the meaning of each of these coefficients may seem to be intuitive, JEDEC has defined each to avoid confusion and inconsistency. These definitions are given in JESD 51-12, and are quoted or paraphrased below:

 θ_{JA} is the natural convection junction-to-ambient air thermal resistance measured in a one cubic foot sealed enclosure. This environment is sometimes referred to as still air although natural convection causes the air to move. This value is determined with the part mounted to a JESD 51-9 defined test board, which does not reflect an actual application or viable operating condition.

 θ_{JCbottom} is the junction-to-board thermal resistance with all of the component power dissipation flowing through the bottom of the package. In the typical μ Module regulator, the bulk of the heat flows out the bottom of the package, but there is always heat flow out into the ambient environment. As a result, this thermal resistance value may be useful for comparing packages but the test conditions don't generally match the user's application.

 θ_{JCtop} is determined with nearly all of the component power dissipation flowing through the top of the package. As the electrical connections of the typical µModule regulator are on the bottom of the package, it is rare for an application to operate such that most of the heat flows from the junction to the top of the part. As in the case of $\theta_{JCbottom}$, this value may be useful for comparing packages but the test conditions don't generally match the user's application.

 θ_{JB} is the junction-to-board thermal resistance where almost all of the heat flows through the bottom of the μ Module regulator and into the board, and is often just the sum of the $\theta_{JCbottom}$ and the thermal resistance of the bottom of the part through the solder joints and through a portion of the board. The board temperature is measured a specified distance from the package, using a two sided, two layer board. This board is described in JESD 51-9.

Given these definitions, it should now be apparent that none of these thermal coefficients reflects an actual physical operating condition of a μ Module regulator. Thus, none of them can be individually used to accurately predict the thermal performance of the product. Likewise, it would be inappropriate to attempt to use any one coefficient to correlate to the junction temperature vs load graphs given in the product's data sheet. The only appropriate way to use the coefficients is when running a detailed thermal analysis, such as FEA, which considers all of the thermal resistances simultaneously.

A graphical representation of these thermal resistances is given in Figure 4. The blue resistances are contained within the μ Module regulator, and the green are outside.

The die temperature of the LTM8053/LTM8053-1 must be lower than the maximum rating of 125°C, so care should be taken in the layout of the circuit to ensure good heat sinking of the LTM8053/LTM8053-1. The bulk of the heat flow out of the LTM8053/LTM8053-1 is through the bottom of the package and the pads into the printed circuit board. Consequently a poor printed circuit board design can cause excessive heating, resulting in impaired performance or reliability. Please refer to the PCB Layout section for printed circuit board design suggestions.





Figure 4. Graphical Representation of the Thermal Resistances Between the Device Junction and Ambient


TYPICAL APPLICATIONS

$15V_{OUT}$ from $19.5V_{IN}$ to $40V_{IN}$ Step-Down Converter. BIAS Is Tied to AUX



PINS NOT USED IN THIS CIRCUIT: TR/SS, PG


$1.2 V_{OUT}$ from $3.4 V_{IN}$ to $40 V_{IN}$ Step-Down Converter. BIAS Is Tied to an External 3.3 V Source



PINS NOT USED IN THIS CIRCUIT: TR/SS, PG, SHARE

8053 TA03


$2.5 V_{OUT}$ from $4 V_{IN}$ to $15 V_{IN}$ Step-Down Converter. BIAS Is Tied to V_{IN}



Rev D

TYPICAL APPLICATIONS

–5 V_{OUT} from 5 V_{IN} to 35 V_{IN} Positive to Negative Converter. BIAS Is Tied to LTM8053 GND



Maximum Load Current vs V_{IN}. BIAS Open (v) 4 1 0


INPUT VOLTAGE (V)

40

8053 TA05b

0

Use Two LTM8053s Powered from the Same Input Source to Get More Output Current Do not operate LTM8053-1 devices in parallel.




PACKAGE DESCRIPTION


Table 3. LTM8053 Pinout (Sorted by Pin Number)

PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME	PIN	NAME
A1	GND	B1	FB	C1	GND	D1	GND	E1	GND	F1	GND	G1	V _{OUT}	H1	V _{OUT}
A2	BIAS	B2	AUX	C2	GND	D2	GND	E2	GND	F2	GND	G2	V_{OUT}	H2	V _{OUT}
A3	PG	В3	GND	C3	V_{IN}	D3	GND	E3	GND	F3	GND	G3	V_{OUT}	H3	V _{OUT}
A4	SHARE	B4	SYNC	C4	V _{IN}	D4	GND	E4	GND	F4	GND	G4	V _{OUT}	H4	V _{OUT}
A5	RT	B5	TR/SS	C5	V _{IN}	D5	GND	E5	GND	F5	GND	G5	V _{OUT}	H5	V _{OUT}
A6	GND	В6	RUN	C6	V_{IN}	D6	GND	E6	GND	F6	GND	G6	V _{OUT}	H6	V _{OUT}

PACKAGE PHOTOS



PACKAGE DESCRIPTION



1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994

2. ALL DIMENSIONS ARE IN MILLIMETERS 3 BALL DESIGNATION PER JEP95

DETAILS OF PIN #11DENTIFIER ARE OPTIONAL,
BUT MUST BE LOCATED WITHIN THE ZONE INDICATED.
THE PIN #11DENTIFIER MAY BE EITHER A MOLD OR
MARKED FEATURE 41

PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG IMMODIE PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY 5. PRIMARY DATUM -Z- IS SEATING PLANE G

BALL HT

09.0

0.50

A A2

2.72 0.50

> q **P** ш Ф ш G

3.32

3.12 0.40


Ø

SYMBOL

NOTES

MAX 3.52

DIMENSIONS



BGA 48 0517 REV B

BALL DIMENSION PAD DIMENSION SUBSTRATE THK MOLD CAP HT TOTAL NUMBER OF BALLS: 48 0.70 0.53 2.55 0.15 0.10 0.20 0.25 0.10 2.92 0.37 0.50 0.32 9. 7.00 2.82 0.60 6.25 5.00 9.00

2.45

aaa qqq 000 ppp 999

0.27

도 H2

A A A A A A A A A A A A A A A A A A A		DETAIL B PACKAGE SIDE VIEW	
MOLD WE SUBSTRATE	□ →	Øb (48 PLACES)	DETAIL A

	— O ——	
		PACKAGE TOP VIEW
<u></u>		A
PIN "A1" CORNER		

	0.7	3.5	2.5	1.5	0.5	0.000	1.5	2.5	3.5		
	2.5									Þ	
	3.1 ——									LAYO	
000.0	g.0 ——	•								PCB	A
	g.0 ——									STED	5
	ð.1 ——									i SUGGESTED PCB LAYOUT	
	2.5									S	
	→	0.50 ±0.025 Ø 48x	-								

Rev D

48-Lead (9mm \times **6.25mm** \times **3.32mm)** (Reference LTC DWG # 05-08-1999 Rev B)

BGA Package


Ζ

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
Α	11/16	Added "Silent Switcher" to product description and features.	1
		Added EMI performance graph.	11
В	07/17	Changed recommended BIAS pin connection from Open to GND for the negative voltage output application.	5, 7, 10, 11, 12, 15, 17, 19, 24
С	12/17	Changed Peak Reflow Solder Body Temperature from 260°C to 250°C	2
D	06/18	Added LTM8053-1	1-3, 12-22, 24

TYPICAL APPLICATION

 $0.97V_{OUT}$ from $3.4V_{IN}$ to $40V_{IN}$ Step-Down Converter with Spread Spectrum. BIAS Is Tied to an External 3.3V Source



DESIGN RESOURCES

SUBJECT	DESCRIPTION						
μModule Design and Manufacturing Resources	Design: • Selector Guides • Demo Boards and Gerber Files • Free Simulation Tools	Manufacturing:					
μModule Regulator Products Search	1. Sort table of products by parameters	and download the result as a spread sheet.					
	2. Search using the Quick Power Search parametric table.						
	Quick Power Search INPUT OUTPUT FEATURES	V _{Out} V I _{out} A					
Digital Power System Management		upply management ICs are highly integrated solutions that r supply monitoring, supervision, margining and sequencing, ifigurations and fault logging.					

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LTM8003	40V, 3.5A H-Grade (150°C Operation), FMEA Compliant Pinout	$3.4 \text{V} \leq \text{V}_{\text{IN}} \leq 40 \text{V}, 0.97 \text{V} \leq \text{V}_{\text{OUT}} \leq 15 \text{V}, \text{I}_{\text{OUT}} = 3.5 \text{A}, 6.25 \text{mm} \times 9 \text{mm} \times 3.32 \text{mm}$ BGA Package
LTM8021	36V, 500mA Step-Down µModule Regulator	$3V \le V_{IN} \le 36V, 0.8V \le V_{OUT} \le 5V$
LTM8023	36V, 2A Step-Down μModule Regulator	$3.6V \le V_{IN} \le 36V, 0.8V \le V_{OUT} \le 10V$
LTM8032	36V, 2A Low EMI Step-Down µModule Regulator	$3.6V \le V_{IN} \le 36V$, $0.8V \le V_{OUT} \le 10V$, EN55022B Compliant
LTM8033	36V, 3A Low EMI Step-Down µModule Regulator	$3.6V \le V_{IN} \le 36V$, $0.8V \le V_{OUT} \le 24V$, EN55022B Compliant
LTM8026	36V, 5A CVCC Step-Down µModule Regulator	$6V \le V_{IN} \le 36V$, $1.2V \le V_{OUT} \le 24V$, Constant Voltage Constant Current Operation
LTM4613	36V, 8A Low EMI Step-Down µModule Regulator	$5V \le V_{IN} \le 36V$, $3.3V \le V_{OUT} \le 15V$, EN55022B Compliant
LTM8027	60V, 4A Step-Down μModule Regulator	$4.5V \le V_{IN} \le 60V, 2.5V \le V_{OUT} \le 24V$
LTM8050	58V, 2A Step-Down μModule Regulator	$3.6V \le V_{IN} \le 58V, 0.8V \le V_{OUT} \le 24V$
	·	