



# 16-Mbit (1M words × 16-bit) Static RAM with Error-Correcting Code (ECC)

#### **Features**

- High speed
  - $t_{AA} = 10 ns/15 ns$
- Embedded error-correcting code (ECC) for single-bit error correction<sup>[1, 2]</sup>
- Low active and standby currents
  □ I<sub>CC</sub> = 90 mA typical at 100 MHz
  □ I<sub>SB2</sub> = 20 mA typical
- Operating voltage range: 1.65 V to 2.2 V, 2.2 V to 3.6 V, and 4.5 V to 5.5 V
- 1.0 V data retention
- Transistor-transistor logic (TTL) compatible inputs and outputs
- Error indication (ERR) pin to indicate 1-bit error detection and correction
- Available in Pb-free 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages

#### **Functional Description**

CY7C1061G and CY7C1061GE are high-performance CMOS fast static RAM devices with embedded ECC<sup>[1]</sup>. Both devices are offered in single and dual chip enable options and in multiple pin configurations. The CY7C1061GE device includes an ERR pin that signals a single-bit error-detection and correction event during a read cycle.

To access devices with a single chip enable input, assert the chip enable (CE) input LOW. To access dual chip enable devices, assert both chip enable inputs –  $\overline{\text{CE}}_1$  as LOW and  $\overline{\text{CE}}_2$  as HIGH.

To perform data writes, assert the Write Enable ( $\overline{WE}$ ) input LOW, and provide the data and address on the device data pins ( $I/O_0$  through  $I/O_{15}$ ) and add<u>ress</u> pins ( $A_0$  through  $A_{19}$ ) respectively. The Byte High Enable ( $\overline{BHE}$ ) and Byte Low Enable ( $\overline{BLE}$ ) inputs control byte writes, and write data on the corresponding I/O lines to the memory location specified.  $\overline{BHE}$  controls I/O $_8$  through I/O $_{15}$  and  $\overline{BLE}$  controls I/O $_0$  through I/O $_7$ .

To perform data reads, assert the Output Enable  $(\overline{OE})$  input and provide the required address on the address lines. Read data is accessible on I/O lines (I/O $_0$  through I/O $_{15}$ ). You can perform byte accesses by asserting the required byte enable signal (BHE or  $\overline{BLE}$ ) to read either the upper byte or the lower byte of data from the specified address location.

All I/Os (I/O<sub>0</sub> through I/O<sub>15</sub>) are <u>pla</u>ced in a high-impedance state when the device is deselected ( $\overline{CE}$  HIGH for a single chip enable device and  $\overline{CE}_1$  HIGH /  $\overline{CE}_2$  LOW for a <u>dual chip enable device</u>), or control signals are de-asserted ( $\overline{OE}$ ,  $\overline{BLE}$ ,  $\overline{BHE}$ ).

On the CY7C1061GE devices, the detection and correction of a single-bit error in the accessed location is indicated by the assertion of the ERR output (ERR = High). See the Truth Table on page 16 for a complete description of read and write modes.

The logic block diagrams are on page 2.

The CY7C1061G and CY7C1061GE devices are available in 48-pin TSOP I, 54-pin TSOP II, and 48-ball VFBGA packages.

For a complete list of related documentation, click here.

#### **Product Portfolio**

		tures and Ontions				Current Co	nsumption	
Product	Features and Options (see Pin Configurations on	Range	V <sub>CC</sub> Range (V)	Speed (ns) 10/15	Operating	g I <sub>CC</sub> , (mA)	Standby, I <sub>SB2</sub> (mA)	
Floudet	page 4)	Kalige	(V)			f <sub>max</sub>		
					<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max
CY7C1061G18	Single or dual chip enables	Industrial	1.65 V-2.2 V	15	70	80	20	30
CY7C1061G(E)30	Optional ERR pins		2.2 V-3.6 V	10	90	110		
CY7C1061G	Optional Extrapins		4.5 V–5.5 V	10	90	110		
	Address MSB A <sub>19</sub> pin placement options compatible with Cypress and other vendors							

#### Notes

Downloaded from Arrow.com.


- 1. This device does not support automatic write-back on error detection.
- SER FIT Rate <0.1 FIT/Mb. Refer AN88889 for details.</li>
- Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for a V<sub>CC</sub> range of 1.65 V-2.2 V), V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V-3.6 V), and V<sub>CC</sub> = 5 V (for a V<sub>CC</sub> range of 4.5 V-5.5 V), T<sub>A</sub> = 25 °C.

**Cypress Semiconductor Corporation** • 198 Champion Court • San Jose, CA 95134-1709


Document Number: 001-81540 Rev. \*T



# Logic Block Diagram - CY7C1061G



# Logic Block Diagram - CY7C1061GE







#### **Contents**

Pin Configurations	4
Maximum Ratings	
Operating Range	7
DC Electrical Characteristics	7
Capacitance	8
Thermal Resistance	8
AC Test Loads and Waveforms	8
Data Retention Characteristics	9
Data Retention Waveform	9
AC Switching Characteristics	10
Switching Waveforms	
Truth Table	
ERR Output - CY7C1061GE	


Ordering information	1 <i>1</i>
Ordering Code Definitions	19
Package Diagrams	20
Acronyms	23
Document Conventions	23
Units of Measure	23
Document History Page	24
Sales, Solutions, and Legal Information	25
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	25
Cypress Developer Community	
Technical Support	25



### **Pin Configurations**

Figure 1. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout,
Dual Chip Enable without ERR, Address MSB A19 at Ball G2,
CY7C1061G<sup>[4]</sup> Package/Grade ID: BVJXI

Figure 2. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout,
Dual Chip Enable without ERR, Address MSB A19 at Ball H6,
CY7C1061G<sup>[4]</sup> Package/Grade ID: BVXI







Figure 3. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout, Single Chip Enable without ERR, Address MSB A19 at Ball G2, CY7C1061G<sup>[4]</sup>
Package/Grade ID: BV1XI



#### Note

4. NC pins are not connected internally to the die.



### Pin Configurations (continued)

Figure 4. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout, Single Chip Enable with ERR, Address MSB A19 at Ball G2, CY7C1061GE $^{[5,\ 6]}$  Package/Grade ID: BV1XI




Figure 5. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout, Dual Chip Enable with ERR, Address MSB A19 at Ball G2, CY7C1061GE $^{[5,6]}$  Package/Grade ID: BVJXI





Figure 6. 48-ball VFBGA (6 × 8 × 1.0 mm) Pinout, Dual Chip Enable with ERR, Address MSB A19 at Ball H6, CY7C1061GE $^{[5,\,6]}$  Package/Grade ID: BVXI



#### Note

- 5. NC pins are not connected internally to the die.
- 6. ERR is an Output pin. If not used, this pin should be left floating.



#### Pin Configurations (continued)

Figure 7. 48-pin TSOP I (12 × 18.4 × 1 mm) Pinout, Single Chip Enable with ERR, CY7C1061GE<sup>[7, 8]</sup> Package/Grade ID: ZXI




Figure 8. 48-pin TSOP I (12 × 18.4 × 1 mm) Pinout, Single Chip Enable without ERR, CY7C1061G<sup>[7]</sup> Package/Grade ID: ZXI




Figure 9. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) pinout, Dual Chip Enable without ERR, CY7C1061G<sup>[7]</sup> Package/Grade ID: ZSXI





Figure 10. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) pinout, Dual Chip Enable with ERR, CY7C1061GE $^{[7,\ 8]}$  Package/Grade ID: ZSXI



#### Notes

- 7. NC pins are not connected internally to the die.
- 8. ERR is an Output pin. If not used, this pin should be left floating.



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature ......-65 °C to +150 °C Ambient temperature with power applied .......55 °C to +125 °C

Supply voltage 

DC voltage applied to outputs in High Z State  $^{[9]}$  ......–0.5 V to V $_{\rm CC}$  + 0.5 V

DC input voltage <sup>[9]</sup>	0.5 V to V <sub>CC</sub> + 0.5 V
Current into outputs (LOW)	20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	> 140 mA

# **Operating Range**

Grade	Ambient Temperature	V <sub>CC</sub>
Industrial	–40 °C to +85 °C	1.65 V to 2.2 V, 2.2 V to 3.6 V, 4.5 V to 5.5 V

#### **DC Electrical Characteristics**

Over the operating range of -40 °C to 85 °C

Doromotor	Description		Toot Conditio		10	ns / 15 r	ıs	Unit
Parameter	Desc	ription	Test Condition	Min	Typ [10] Max		Oilit	
V <sub>OH</sub>	Output	1.65 V to 2.2 V	$V_{CC}$ = Min, $I_{OH}$ = $-0.1$ mA		1.4	_	_	V
	HIGH voltage	2.2 V to 2.7 V	$V_{CC}$ = Min, $I_{OH}$ = -1.0 mA		2.0	_	_	
	, smage	2.7 V to 3.0 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.2	_	_	
		3.0 V to 3.6 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	_	-	
		4.5 V to 5.5 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -4.0 mA		2.4	_	_	
		4.5 V to 5.5 V	$V_{CC}$ = Min, $I_{OH}$ = -0.1 mA		$V_{CC} - 0.4^{[11]}$	_	_	
V <sub>OL</sub>	OutputLOW	1.65 V to 2.2 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 0.1 mA		_	_	0.2	V
	voltage	2.2 V to 2.7 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 2 mA		_	_	0.4	
		2.7 V to 3.6 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	_	0.4	
		4.5 V to 5.5 V	V <sub>CC</sub> = Min, I <sub>OL</sub> = 8 mA		_	_	0.4	
V <sub>IH</sub> <sup>[9]</sup>	Input HIGH voltage	1.65 V to 2.2 V			1.4	_	V <sub>CC</sub> + 0.2	V
		2.2 V to 2.7 V			2.0	_	V <sub>CC</sub> + 0.3	
		2.7 V to 3.6 V			2.0	_	V <sub>CC</sub> + 0.3	
		4.5 V to 5.5 V			2.0	_	V <sub>CC</sub> + 0.5	1
V <sub>IL</sub> <sup>[9]</sup>	Input LOW	1.65 V to 2.2 V			-0.2	_	0.4	V
	voltage	2.2 V to 2.7 V			-0.3	_	0.6	
		2.7 V to 3.6 V			-0.3	_	0.8	
		4.5 V to 5.5 V			-0.5	_	0.8	1
I <sub>IX</sub>	Input leakage	e current	$GND \le V_{IN} \le V_{CC}$		-1.0	_	+1.0	μА
I <sub>OZ</sub>	Output leaka	ge current	GND ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub> , Outp	ut disabled	-1.0	_	+1.0	μА
I <sub>CC</sub>	Operating su	pply current	V <sub>CC</sub> = Max, I <sub>OUT</sub> = 0 mA, CMOS levels	f = 100 MHz	_	90.0	110.0	mA
			CMOS levels	f = 66.7 MHz	_	70.0	80.0	1
I <sub>SB1</sub>	Automatic Cl current – TT			f <sub>MAX</sub>	_	-	40.0	mA
I <sub>SB2</sub>	Automatic Cl current – CM	E power down IOS inputs	$\begin{array}{l} \text{Max V}_{CC}, \overline{\text{CE}} \geq \text{V}_{CC} - 0.2 \\ \text{V}_{\text{IN}} \geq \text{V}_{CC} - 0.2 \text{ V or V}_{\text{IN}} \leq \end{array}$	$V^{[12]}$ , $\leq 0.2 \text{ V, f} = 0$	_	20.0	30.0	mA

#### Notes

Document Number: 001-81540 Rev. \*T Page 7 of 25

<sup>9.</sup>  $V_{IL(min)}$  = -2.0 V and  $V_{IH(max)}$  =  $V_{CC}$  + 2 V for pulse durations of less than 20 ns.

<sup>10.</sup> Typical values are included only for reference and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = 1.8 V (for a V<sub>CC</sub> range of 1.65 V–2.2 V),

V<sub>CC</sub> = 3 V (for a V<sub>CC</sub> range of 2.2 V-3.6 V), and V<sub>CC</sub> range of 4.5 V-5.5 V), T<sub>A</sub> = 25 °C.

11. This parameter is guaranteed by design and is not tested.

12. For all dual chip enable devices, CE is the logical combination of CE<sub>1</sub> and CE<sub>2</sub>. When CE<sub>1</sub> is LOW and CE<sub>2</sub> is HIGH, CE is LOW; when CE<sub>1</sub> is HIGH or CE<sub>2</sub> is LOW, CE is HIGH.



# Capacitance


Parameter [13]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	48-pin TSOP I	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}$ , $f = 1 \text{MHz}$ , $V_{CC} = V_{CC(typ)}$	10	10	10	pF
C <sub>OUT</sub>	I/O capacitance		10	10	10	pF

#### **Thermal Resistance**

Parameter [13]	Description	Test Conditions	54-pin TSOP II	48-ball VFBGA	48-pin TSOP I	Unit
$\Theta_{\sf JA}$		Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	93.63	31.50	57.99	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		21.58	15.75	13.42	°C/W

#### **AC Test Loads and Waveforms**

Figure 11. AC Test Loads and Waveforms<sup>[14]</sup>



Parameters	1.8 V	3.0 V	5.0 V	Unit
R1	1667	317	317	Ω
R2	1538	351	351	Ω
V <sub>TH</sub>	0.9	1.5	1.5	V
V <sub>HIGH</sub>	1.8	3	3	V

#### Notes

<sup>13.</sup> Tested initially and after any design or process changes that may affect these parameters.

14. Full-device AC operation assumes a 100-µs ramp time from 0 to V<sub>CC</sub> (min) and 100-µs wait time after V<sub>CC</sub> stabilizes to its operational value.




#### **Data Retention Characteristics**

Over the operating range of -40 °C to 85 °C

Parameter	Description	Conditions	Min	Max	Unit
$V_{DR}$	V <sub>CC</sub> for data retention		1.0	-	V
I <sub>CCDR</sub>	Data retention current	$V_{CC} = V_{DR}, \overline{CE} \ge V_{CC} - 0.2 V^{[15]}, V_{IN} \ge V_{CC} - 0.2 V \text{ or } V_{IN} \le 0.2 V$	-	30.0	mA
t <sub>CDR</sub> <sup>[16]</sup>	Chip deselect to data retention time		0	_	ns
t <sub>R</sub> <sup>[16, 17]</sup>	Operation recovery time	V <sub>CC</sub> ≥ 2.2 V	10.0	_	ns
		V <sub>CC</sub> < 2.2 V	15.0	_	ns

### **Data Retention Waveform**

Figure 12. Data Retention Waveform [15]



#### Notes

<sup>15.</sup> For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}$  is HIGH.

<sup>16.</sup> This parameter is guaranteed by design and is not tested

<sup>17.</sup> Full-device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC}$  (min)  $\geq$  100  $\mu$ s or stable at  $V_{CC}$  (min)  $\geq$  100  $\mu$ s.



### **AC Switching Characteristics**

Over the operating range of -40 °C to 85 °C

[18]	B tutt	10	ns	15		
Parameter [18]	Description	Min	Max	Min	Max	Unit
Read Cycle			•	•		
t <sub>POWER</sub>	V <sub>CC</sub> (stable) to the first access <sup>[19, 20]</sup>	100.0	_	100.0	_	μs
t <sub>RC</sub>	Read cycle time	10.0	_	15.0	_	ns
t <sub>AA</sub>	Address to data / ERR valid	_	10.0	_	15.0	ns
t <sub>OHA</sub>	Data / ERR hold from address change	3.0	-	3.0	_	ns
t <sub>ACE</sub>	CE LOW to data / ERR valid [21]	_	10.0	_	15.0	ns
t <sub>DOE</sub>	OE LOW to data / ERR valid	_	5.0	_	8.0	ns
t <sub>LZOE</sub>	OE LOW to low Z [22, 23, 24]	0	_	1.0	_	ns
t <sub>HZOE</sub>	OE HIGH to high Z [22, 23, 24]	_	5.0	_	8.0	ns
t <sub>LZCE</sub>	CE LOW to low Z [21, 22, 23, 24]	3.0	_	3.0	_	ns
t <sub>HZCE</sub>	CE HIGH to high Z [21, 22, 23, 24]	_	5.0	_	8.0	ns
t <sub>PU</sub>	CE LOW to power-up [20, 21]	0	_	0	_	ns
t <sub>PD</sub>	CE HIGH to power-down [20, 21]	_	10.0	_	15.0	ns
t <sub>DBE</sub>	Byte enable to data valid	_	5.0	_	8.0	ns
t <sub>LZBE</sub>	Byte enable to low Z [22, 23]	0	_	1.0	_	ns
t <sub>HZBE</sub>	Byte disable to high Z [22, 23]	_	6.0	_	8.0	ns
Write Cycle [2	5, 26]		•			
t <sub>WC</sub>	Write cycle time	10.0	_	15.0	_	ns
t <sub>SCE</sub>	CE LOW to write end [21]	7.0	_	12.0	_	ns
t <sub>AW</sub>	Address setup to write end	7.0	-	12.0	_	ns
t <sub>HA</sub>	Address hold from write end	0	_	0	_	ns
t <sub>SA</sub>	Address setup to write start	0	_	0	_	ns
t <sub>PWE</sub>	WE pulse width	7.0	_	12.0	_	ns
t <sub>SD</sub>	Data setup to write end	5.0	_	8.0	_	ns
t <sub>HD</sub>	Data hold from write end	0	_	0	_	ns
t <sub>LZWE</sub>	WE HIGH to low Z [22, 23, 24]	3.0	_	3.0	_	ns
t <sub>HZWE</sub>	WE LOW to high Z [22, 23, 24]	_	5.0	_	8.0	ns
t <sub>BW</sub>	Byte Enable to write end	7.0	_	12.0	_	ns

- 18. Test conditions assume signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for  $V_{CC} \ge 3$  V) and  $V_{CC}/2$  (for  $V_{CC} < 3$  V), and input pulse levels of 0 to 3 V (for  $V_{CC} \ge 3$  V) and 0 to  $V_{CC}$  (for  $V_{CC} < 3$ V). Test conditions for the read cycle use the output loading, shown in part (a) of Figure 11 on page 8, unless specified
- 19. t<sub>POWER</sub> gives the minimum amount of time that the power supply is at stable V<sub>CC</sub> until the first memory access is performed.
- 20. These parameters are guaranteed by design and are not tested.
- 21. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,
- $22.\ t_{HZOE}, t_{HZCE}, t_{HZWE}, \text{and } t_{HZBE} \text{ are specified with a load capacitance of 5 pF, as shown in part (b) of Figure 11 on page 8.} \ Hi-Z, Lo-Z \ transition is measured \pm 200 \ mV \ from steady state$
- 23. At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZOE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
- 24. Tested initially and after any design or process changes that may affect these parameters.

  25. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, OE = V<sub>IL</sub>, and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates
- 26. The minimum write pulse width for Write Cycle No. 2 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW) should be sum of  $t_{\text{HZWE}}$  and  $t_{\text{SD}}$ .



# **Switching Waveforms**

Figure 13. Read Cycle No. 1 of CY7C1061G (Address Transition Controlled) [27, 28]






Figure 14. Read Cycle No. 2 of CY7C1061GE (Address Transition Controlled) [27, 28]



**Notes** 27. The device is continuously selected,  $\overline{OE} = V_{|L}$ ,  $\overline{CE} = V_{|L}$ ,  $\overline{BHE}$  or  $\overline{BLE}$  or both =  $V_{|L}$ . 28.  $\overline{WE}$  is HIGH for read cycle.



Figure 15. Read Cycle No. 3 (OE Controlled) [29, 30, 31]



<sup>29.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

<sup>30.</sup> WE is HIGH for read cycle.
31. Address valid prior to or coincident with  $\overline{\text{CE}}$  LOW transition.



Figure 16. Write Cycle No. 1 ( $\overline{\text{CE}}$  Controlled)  $^{[32,\,33,\,34]}$ 





Figure 17. Write Cycle No. 2 (WE Controlled,  $\overline{\text{OE}}$  LOW)  $^{[32,\ 33,\ 34,\ 35]}$ 



#### Notes

- 32. For all dual chip enable devices,  $\overline{\text{CE}}$  is the logical combination of  $\overline{\text{CE}}_1$  and  $\overline{\text{CE}}_2$ . When  $\overline{\text{CE}}_1$  is LOW and  $\overline{\text{CE}}_2$  is HIGH,  $\overline{\text{CE}}$  is LOW; when  $\overline{\text{CE}}_1$  is HIGH or  $\overline{\text{CE}}_2$  is LOW,  $\overline{\text{CE}}_1$  is HIGH.
- 33. The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, \overlap cE = V<sub>IL</sub> and \overlap bHE or \overlap EE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates the write.
- 34. Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

  35. The minimum write cycle pulse width should be equal to sum of  $t_{HZWE}$  and  $t_{SD}$ .
- 36. During this period the I/Os are in output state. Do not apply input signals.



ADDRESS BHE/BLE  $t_{HZOE}$ DATA<sub>IN</sub> VALID

Figure 18. Write Cycle No. 3 (WE Controlled) [37, 38, 39]


<sup>37.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

<sup>38.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>, CE = V<sub>IL</sub> and BHE or BLE = V<sub>IL</sub>. These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

<sup>39.</sup> Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ . 40. During this period, the I/Os are in output state. Do not apply input signals.



Figure 19. Write Cycle No. 4 (BLE or BHE Controlled) [41, 42, 43]



#### Notes

<sup>41.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

<sup>42.</sup> The internal write time of the memory is defined by the overlap of WE = V<sub>IL</sub>,  $\overline{\text{CE}} = \text{V}_{\text{IL}}$  and  $\overline{\text{BHE}}$  or  $\overline{\text{BLE}} = \text{V}_{\text{IL}}$ . These signals must be LOW to initiate a write, and the HIGH transition of any of these signals can terminate the operation. The input data setup and hold timing should be referenced to the edge of the signal that terminates

<sup>43.</sup> Data I/O is in high-impedance state if  $\overline{CE} = V_{IH}$ , or  $\overline{OE} = V_{IH}$  or  $\overline{BHE}$ , and/or  $\overline{BLE} = V_{IH}$ .

<sup>44.</sup> During this period, the I/Os are in output state. Do not apply input signals.



#### **Truth Table**

<b>CE</b> [45]	OE	WE	BLE	ВНЕ	I/O <sub>0</sub> –I/O <sub>7</sub>	I/O <sub>8</sub> -I/O <sub>15</sub>	Mode	Power
Н	X <sup>[46]</sup>	X <sup>[46]</sup>	X <sup>[46]</sup>	X <sup>[46]</sup>	High-Z	High-Z	Power down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data out	Data out	Read all bits	Active (I <sub>CC</sub> )
L	L	Н	L	Н	Data out	High-Z	Read lower bits only	Active (I <sub>CC</sub> )
L	L	Н	Н	L	High-Z	Data out	Read upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data in	Data in	Write all bits	Active (I <sub>CC</sub> )
L	Х	L	L	Н	Data in	High-Z	Write lower bits only	Active (I <sub>CC</sub> )
L	Х	L	Н	L	High-Z	Data in	Write upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Χ	X	High-Z	High-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )
L	Х	Х	Η	Н	High-Z	High-Z	Selected, outputs disabled	Active (I <sub>CC</sub> )

# ERR Output - CY7C1061GE

Output [47]	Mode			
0	Read operation, no single-bit error in the stored data.			
1	1 Read operation, single-bit error detected and corrected.			
High-Z Device deselected or outputs disabled or Write operation				

<sup>45.</sup> For all dual chip enable devices,  $\overline{CE}$  is the logical combination of  $\overline{CE}_1$  and  $\overline{CE}_2$ . When  $\overline{CE}_1$  is LOW and  $\overline{CE}_2$  is HIGH,  $\overline{CE}$  is LOW; when  $\overline{CE}_1$  is HIGH or  $\overline{CE}_2$  is LOW,  $\overline{CE}$  is HIGH.

<sup>46.</sup> The input voltage levels on these pins should be either at  $\rm V_{IH}$  or  $\rm V_{IL}.$ 

<sup>47.</sup> ERR is an Output pin. If not used, this pin should be left floating.



# **Ordering Information**

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	ERR Pin / Ball	Operating Range
10	10 4.5 V–5.5 V	CY7C1061G-10BV1XI	51-85150	48-ball VFBGA	Single Chip Enable, Address MSB A19 at ball G2	No	Industrial
		CY7C1061GE-10BV1XI				Yes	
		CY7C1061G-10BVJXI			Dual Chip Enable, Address MSB A19 at ball G2	No	
		CY7C1061GE-10BVJXI				Yes	
		CY7C1061G-10BVXI			Dual Chip Enable, Address MSB A19 at ball H6	No	
		CY7C1061GE-10BVXI				Yes	
		CY7C1061G-10ZSXI	51-85160	54-pin TSOP II	Dual Chip Enable	No	
		CY7C1061GE-10ZSXI				Yes	
		CY7C1061G-10ZXI	51-85183	48-pin TSOP I	Single Chip Enable	No	
		CY7C1061GE-10ZXI				Yes	
	2.2 V-3.6 V	CY7C1061G30-10BV1XI	51-85150	48-ball VFBGA		No	- - - -
		CY7C1061GE30-10BV1XI			Address MSB A19 at ball G2	Yes	
		CY7C1061G30-10BVJXI			Dual Chip Enable,	No	
		CY7C1061GE30-10BVJXI			Address MSB A19 at ball G2	Yes	
		CY7C1061G30-10BVXI			Dual Chip Enable, Address MSB A19 at ball H6	No	
		CY7C1061GE30-10BVXI				Yes	
		CY7C1061G30-10ZSXI	51-85160	54-pin TSOP II	Dual Chip Enable	No	-
		CY7C1061GE30-10ZSXI				Yes	
		CY7C1061G30-10ZXI	51-85183	48-pin TSOP I	Single Chip Enable	No	
		CY7C1061GE30-10ZXI				Yes	
15	1.65 V-2.2 V	CY7C1061GE18-15BV1XI	51-85150	48-ball VFBGA	Single Chip Enable, Address MSB A19 at ball G2	Yes	
		CY7C1061G18-15BV1XI				No	1
		CY7C1061GE18-15BVJXI		Dual Chip Enable,	Yes	1	
	С	CY7C1061G18-15BVJXI			Address MSB A19 at ball G2  Dual Chip Enable,	No	-
		CY7C1061GE18-15BVXI				Yes	
		CY7C1061G18-15BVXI			Address MSB A19 at ball H6	No	
		CY7C1061GE18-15ZSXI	51-85160	54-pin TSOP II	Dual Chip Enable You	Yes	
		CY7C1061G18-15ZSXI				No	
		CY7C1061GE18-15ZXI		48-pin TSOP I		Yes	
		CY7C1061G18-15ZXI				No	




# **Ordering Information** (continued)

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type (all Pb-free)	Key Features / Differentiators	ERR Pin / Ball	Operating Range
10	10 4.5 V–5.5 V	CY7C1061G-10BV1XIT	51-85150	48-ball VFBGA	Single Chip Enable, Address MSB A19 at ball G2, Tape and Reel	No	Industrial
		CY7C1061GE-10BV1XIT				Yes	
		CY7C1061G-10BVJXIT			Dual Chip Enable, Address MSB A19 at ball G2, Tape and Reel	No	
		CY7C1061GE-10BVJXIT				Yes	
		CY7C1061G-10BVXIT			Dual Chip Enable, Address MSB A19 at ball H6, Tape and Reel	No	
		CY7C1061GE-10BVXIT				Yes	
		CY7C1061G-10ZSXIT	51-85160	54-pin TSOP II	Dual Chip Enable,	No	
		CY7C1061GE-10ZSXIT			Tape and Reel	Yes	
		CY7C1061G-10ZXIT	51-85183	48-pin TSOP I	Single Chip Enable,	No	
		CY7C1061GE-10ZXIT			Tape and Reel	Yes	
	2.2 V-3.6 V	CY7C1061G30-10BV1XIT	51-85150	48-ball VFBGA	Single Chip Enable, Address MSB A19 at ball G2, Tape and Reel	No	-
		CY7C1061GE30-10BV1XIT				Yes	
		CY7C1061G30-10BVJXIT			Dual Chip Enable, Address MSB A19 at ball G2, Tape and Reel	No	
		CY7C1061GE30-10BVJXIT				Yes	
		CY7C1061G30-10BVXIT			Dual Chip Enable, Address MSB A19 at ball H6, Tape and Reel	No	
		CY7C1061GE30-10BVXIT				Yes	
		CY7C1061G30-10ZSXIT	51-85160	54-pin TSOP II	Dual Chip Enable, Tape and Reel	No	
		CY7C1061GE30-10ZSXIT				Yes	
		CY7C1061G30-10ZXIT	51-85183	48-pin TSOP I	Single Chip Enable, Tape and Reel	No	1
		CY7C1061GE30-10ZXIT				Yes	
15	1.65 V-2.2 V	CY7C1061GE18-15BV1XIT	51-85150		Single Chip Enable, Address MSB A19 at ball G2, Tape and Reel	Yes	
		CY7C1061G18-15BV1XIT				No	
		CY7C1061GE18-15BVJXIT			Dual Chip Enable, Address MSB A19 at ball G2, Tape and Reel	Yes	
		CY7C1061G18-15BVJXIT				No	
		CY7C1061GE18-15BVXIT			Dual Chip Enable, Address MSB A19 at ball H6, Tape and Reel	Yes	
		CY7C1061G18-15BVXIT				No	
		CY7C1061GE18-15ZSXIT	51-85160	54-pin TSOP II	Dual Chip Enable, Tape and Reel	Yes	
		CY7C1061G18-15ZSXIT				No	
		CY7C1061GE18-15ZXIT	51-85183	48-pin TSOP I	Single Chip Enable, Tape and Reel	Yes	
		CY7C1061G18-15ZXIT				No	




#### **Ordering Code Definitions**





# **Package Diagrams**

Figure 20. 48-pin TSOP I (12 × 18.4 × 1.0 mm) Z48A Package Outline, 51-85183



SYMBOL	DIMENSIONS				
STINIBUL	MIN.	NOM.	MAX.		
Α	-	-	1.20		
A1	0.05	1	0.15		
A2	0.95	1.00	1.05		
b1	0.17	0.20	0.23		
b	0.17	0.22	0.27		
c1	0.10	_	0.16		
С	0.10	_	0.21		
D	20.00 BASIC				
D1	18.40 BASIC				
E	12.00 BASIC				
е	0.50 BASIC				
L	0.50	0.60	0.70		
θ	0°	_	8		
R	0.08	_	0.20		
N	48				

#### NOTES:

1. DIMENSIONS ARE IN MILLIMETERS (mm).

PIN 1 IDENTIFIER FOR STANDARD PIN OUT (DIE UP).

PIN 1 IDENTIFIER FOR REVERSE PIN OUT (DIE DOWN): INK OR LASER MARK. TO BE DETERMINED AT THE SEATING PLANE [-C-]. THE SEATING PLANE IS DEFINED AS THE PLANE OF CONTACT THAT IS MADE WHEN THE PACKAGE

LEADS ARE ALLOWED TO REST FREELY ON A FLAT HORIZONTAL SURFACE.

DIMENSIONS D1 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15mm PER SIDE AND ON D1 IS 0.25mm PER SIDE.

DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF b DIMENSION AT MAX. MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSION AND AN ADJACENT LEAD TO BE 0.07mm.

7. THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10mm AND 0.25mm FROM THE LEAD TIP.

8 LEAD COPLANARITY SHALL BE WITHIN 0.10mm AS MEASURED FROM THE SEATING PLANE.

DIMENSION "e" IS MEASURED AT THE CENTERLINE OF THE LEADS.


JEDEC SPECIFICATION NO. REF: MO-142(D)DD.


51-85183 \*F





# Package Diagrams (continued)

Figure 21. 54-pin TSOP II (22.4 × 11.84 × 1.0 mm) Z54-II Package Outline, 51-85160










51-85160 \*E



# Package Diagrams (continued)

Figure 22. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150



NOTE:
PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD)
posted on the Cypress web.

51-85150 \*H



# **Acronyms**

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
ŌĒ	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
TTL	Transistor-Transistor Logic			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

## **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure		
°C	degree Celsius		
MHz	megahertz		
μΑ	microampere		
μS	microsecond		
mA	milliampere		
mm	millimeter		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
V	volt		
W	watt		

Document Number: 001-81540 Rev. \*T Page 23 of 25



# **Document History Page**

Document Title: CY7C1061G/CY7C1061GE, 16-Mbit (1M words × 16-bit) Static RAM with Error-Correcting Code (ECC) Document Number: 001-81540				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
*P	4791835	NILE	06/09/2015	Changed status from Preliminary to Final.
*Q	5436639	NILE	09/14/2016	Updated Maximum Ratings: Updated Note 9 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Removed Operating Range "2.7 V to 3.6 V" and all values corresponding to $V_{OH}$ parameter. Included Operating Ranges "2.7 V to 3.0 V" and "3.0 V to 3.6 V" and all values corresponding to $V_{OH}$ parameter. Changed minimum value of $V_{IH}$ parameter from 2.2 V to 2 V corresponding to Operating Range "4.5 V to 5.5 V". Updated Ordering Information: Updated part numbers. Updated to new template.
*R	5580947	NILE	01/10/2017	Updated Logic Block Diagram – CY7C1061G. Updated Package Diagrams: spec 51-85183 – Changed revision from *D to *F. Updated to new template.
*S	5775815	AESATMP9	06/16/2017	Updated logo and copyright.
*T	6245720	NILE	07/13/2018	Updated Features: Added Note 2 and referred the same note in "Embedded error-correcting code (ECC) for single-bit error correction". Updated to new template. Completing Sunset Review.

Document Number: 001-81540 Rev. \*T Page 24 of 25



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

cypress.com/touch

cypress.com/wireless

cypress.com/usb

#### **Products**

Touch Sensing

**USB Controllers** 

Wireless Connectivity

Arm® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot cypress.com/memory Memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc Power Management ICs cypress.com/pmic

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

#### **Cypress Developer Community**

Community | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2012–2018. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress does not assume any liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and yo

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-81540 Rev. \*T Revised July 13, 2018 Page 25 of 25