


Logic Block Diagram - CY62146G



CY62146G MoBL® Automotive



Contents


Pin Configuration - CY62146G	4
Maximum Ratings	
Operating Range	
DC Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
AC Switching Characteristics	
Switching Waveforms	
Truth Table - CY62146G	
Ordering Information	

Ordering Code Delimitions	I C
Package Diagrams	16
Acronyms	
Document Conventions	17
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	19
Worldwide Sales and Design Support	19
Products	19
PSoC®Solutions	19
Cypress Developer Community	19
Technical Support	



Pin Configuration - CY62146G

Figure 1. 44-pin TSOP II pinout – CY62146G [3]



^{3.} NC pins are not connected internally to the die and are typically used for address expansion to a higher-density device. Refer to the respective datasheets for pin



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested. Storage temperature-65 °C to + 150 °C Ambient temperature

DC input voltage ^[4]	$-0.3 \text{ V to V}_{CC} + 0.3 \text{ V}$
Output current into outputs (in low state	e) 20 mA
Static discharge voltage (MIL-STD-883, Method 3015)	>2001 V
Latch-up current	>140 mA

Operating Range

Grade	Ambient Temperature	V _{CC}
Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V
		4.5 V to 5.5 V

DC Electrical Characteristics

Over the operating range

D	Decembries		To ad O and di	4!	45 ns (Automotive-A)			I I mid
Parameter	Des	cription	lest Condi	Test Conditions		Тур	Max	Unit
V _{OH}	Output HIGH	2.2 V to 2.7 V	$V_{\rm CC}$ = Min, $I_{\rm OH}$ = -0.1	mA	2	_	_	V
	voltage	2.7 V to 3.6 V	V_{CC} = Min, I_{OH} = -1.0	mA	2.4	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -1.0	mA	2.4	_	_	
		4.5 V to 5.5 V	V_{CC} = Min, I_{OH} = -0.1	mA	$V_{\rm CC} - 0.5^{[5]}$	_	_	
V _{OL}	Output LOW	2.2 V to 2.7 V	V _{CC} = Min, I _{OL} = 0.1 m	nΑ	_	-	0.4	V
	voltage	2.7 V to 3.6 V	V _{CC} = Min, I _{OL} = 2.1 m	nΑ	_	-	0.4	
	4.5 V to 5.5 V		V _{CC} = Min, I _{OL} = 2.1 mA		_	-	0.4	
V _{IH}	Input HIGH	2.2 V to 2.7 V	-		1.8	-	$V_{CC} + 0.3^{[4]}$	V
	voltage	2.7 V to 3.6 V	_		2	_	$V_{CC} + 0.3^{[4]}$	
		4.5 V to 5.5 V	_		2.2	_	$V_{CC} + 0.5^{[4]}$	
V_{IL}	Input LOW	2.2 V to 2.7 V	_		-0.3 ^[4]	-	0.6	V
	voltage	2.7 V to 3.6 V	_		-0.3 ^[4]	-	0.8	•
		4.5 V to 5.5 V	_		-0.5 ^[4]	_	0.8	
I _{IX}	Input leakage	current	$GND \le V_{IN} \le V_{CC}$		-1	-	+1	μА
I _{OZ}	Output leakage	e current	$\begin{aligned} &\text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ &\text{Output disabled} \end{aligned}$		-1	_	+1	μА
I _{CC}	V _{CC} operating	supply current	Max V _{CC} ,	$f = f_{MAX}$	_	15	20	mA
			I _{OUT} = 0 mA, CMOS levels	f = 1 MHz	_	3.5	6	



DC Electrical Characteristics (continued)

Over the operating range

Parameter	Description	Test Conditions	45 ns (otive-A)	Unit		
Farailletei	Description	rest conditions	Min	Тур	Max	Oill	
I _{SB1} ^[6]	current – CMOS inputs; V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V},$ $\text{f} = \text{f}_{\text{max}} \text{ (address and data only)},$ $\text{f} = 0 (\overline{\text{OE}}, \overline{\text{WE}}, \overline{\text{BHE}}, \text{and } \overline{\text{BLE}}),$ Max V_{CC}	_	3.5	8.7	μА	
I _{SB2} ^[6]	current – CMOS inputs V _{CC} = 2.2 V to 3.6 V and 4.5 V to 5.5 V	$\overline{\text{CE}}_1 \ge \text{V}_{\text{CC}} - 0.2 \text{ V or CE}_2 \le 0.2 \text{ V}$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2 \text{ V or V}_{\text{IN}} \le 0.2 \text{ V},$ $\text{f} = 0, \text{Max V}_{\text{CC}}$	_	3.5	8.7	μА	

Document Number: 002-03594 Rev. *C Page 6 of 19

Notes
6. Chip enable (\overline{CE}) must be tied to CMOS levels to meet the $I_{SB1}/I_{SB2}/I_{CCDR}$ spec. Other inputs can be left floating.



Capacitance

Parameter [7]	Description Test Conditions		Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C _{OUT}	Output capacitance		10	pF


Thermal Resistance


Parameter [7]	Description	Test Conditions	44-pin TSOP II	Unit
Θ_{JA}	Thermal resistance (junction to ambient)	Still air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	66.82	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		15.97	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms $^{[8]}$

OUTPUT-





Equivalent to: THÉVENIN EQUIVALENT

Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R _{TH}	8000	645	Ω
V_{TH}	1.20	1.75	V

Tested initially and after any design or process changes that may affect these parameters.
 Full-device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(min)} ≥ 100 μs or stable at V_{CC(min)} ≥ 100 μs.




Data Retention Characteristics

Over the Operating range

Parameter	Description	Conditions (Automotive-A)	Min	Typ [9]	Max	Unit
V_{DR}	V _{CC} for data retention	_	1	-	-	V
I _{CCDR} ^[10, 11]	Data retention current	Vcc = 1.2 V	_	-	13	μА
		$\label{eq:control_control_control} \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V or } CE_2 \leq 0.2 \text{ V,} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V or } V_{IN} \leq 0.2 \text{ V} \\$				
t _{CDR} ^[12]	Chip deselect to data retention time	_	0	_	_	ns
t _R ^[12, 13]	Operation recovery time	-	45	-	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



Notes

- 9. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = 3 V (for V_{CC} range of 2.2 V–3.6 V) and V_{CC} = 5 V (for V_{CC} range of 4.5 V–5.5 V), T_A = 25 °C.
- 10. Chip enable (CE) must be tied to CMOS levels to meet the I_{SB1} / I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
- 11. I_{CCDR} is guaranteed only after device is first powered up to V_{CC(min)} and then brought down to V_{DR}.
- 12. These parameters are guaranteed by design.
- 13. Full-device operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \ge 100~\mu s$ or stable at $V_{CC(min)} \ge 100~\mu s$.



AC Switching Characteristics

Parameter [14]	Description		45 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		<u>.</u>		•	
t _{RC}	Read cycle time	45	_	ns	
t _{AA}	Address to data valid	-	45	ns	
t _{OHA}	Data hold from address change	10	_	ns	
t _{ACE}	CE ₁ LOW and CE ₂ HIGH to data valid	-	45	ns	
t _{DOE}	OE LOW to data valid	_	22	ns	
t _{LZOE}	OE LOW to Low impedance ^[15, 16]	5	_	ns	
t _{HZOE}	OE HIGH to HI-Z ^[15, 16, 17]	_	18	ns	
t _{LZCE}	CE ₁ LOW and CE ₂ HIGH to Low impedance ^[15, 16]	10	_	ns	
t _{HZCE}	CE ₁ HIGH and CE ₂ LOW to HI-Z ^[15, 16, 17]	-	18	ns	
t _{PU}	CE ₁ LOW and CE ₂ HIGH to power-up ^[16]	0	_	ns	
t _{PD}	CE ₁ HIGH and CE ₂ LOW to power-down ^[16]	-	45	ns	
t _{DBE}	BLE / BHE LOW to data valid	-	22	ns	
t _{LZBE}	BLE / BHE LOW to Low impedance ^[15, 16]	5	_	ns	
t _{HZBE}	BLE / BHE HIGH to HI-Z[15, 16, 17]	_	18	ns	
Write Cycle [18	, 19]		•		
t _{WC}	Write cycle time	45	_	ns	
t _{SCE}	CE ₁ LOW and CE ₂ HIGH to write end	35	_	ns	
t _{AW}	Address setup to write end	35	_	ns	
t _{HA}	Address hold from write end	0	_	ns	
t _{SA}	Address setup to write start	0	_	ns	
t _{PWE}	WE pulse width	35	_	ns	
t _{BW}	BLE / BHE LOW to write end	35	_	ns	
t _{SD}	Data setup to write end	25	_	ns	
t _{HD}	Data hold from write end	0	_	ns	
t _{HZWE}	WE LOW to HI-Z ^[15, 16, 17]	_	18	ns	
t _{LZWE}	WE HIGH to Low impedance ^[15, 16]	10	_	ns	

^{14.} Test conditions assume a signal transition time (rise/fall) of 3 ns or less, timing reference levels of 1.5 V (for V_{CC} ≥ 3 V) and V_{CC}/2 (for V_{CC} < 3 V), and input pulse levels of 0 to 3 V (for V_{CC} ≥ 3 V) and 0 to V_{CC} (for V_{CC} < 3 V). Test conditions for the read cycle use output loading shown in AC Test Loads and Waveforms section, unless

^{15.} At any temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZBE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZOE}, and t_{HZWE} for any device.

16. These parameters are guaranteed by design.

^{17.} t_{HZOE} , t_{HZOE} , t_{HZBE} , and t_{HZWE} transitions are measured when the outputs enter a high-impedance state.

^{18.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

19. The minimum pulse width in Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to sum of t_{SD} and t_{HZWE}.



Switching Waveforms

Figure 4. Read Cycle No. 1 of CY62146G (Address Transition Controlled) [20]





Figure 5. Read Cycle No. 2 (OE Controlled) [21, 22]




^{20.} The device is continuously selected. $\overline{OE} = V_{|L}$, $\overline{CE} = V_{|L}$, \overline{BHE} or \overline{BLE} or both $= V_{|L}$.

^{21.} WE is HIGH for Read cycle.

^{22.} Address valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



Switching Waveforms (continued)



Notes

23. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{24.} Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Switching Waveforms (continued)

Figure 7. Write Cycle No. 2 (CE Controlled) [25, 26]





Figure 8. Write Cycle No. 3 (WE Controlled, OE LOW) [25, 26, 27]



Notes

^{25.} The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.


^{26.} Data I/O is in HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.

27. The minimum write pulse width for Write Cycle No. 3 (WE Controlled, \overline{OE} LOW) should be sum of t_{HZWE} and t_{SD} .



Switching Waveforms (continued)

Figure 9. Write Cycle No. 4 (BHE/BLE Controlled) [28, 29]



Notes

28. The internal write time of the memory is defined by the overlap of WE = V_{IL}, CE₁ = V_{IL}, BHE or BLE or both = V_{IL}, and CE₂ = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must refer to the edge of the signal that terminates the write.

^{29.} Data I/O is in a HI-Z state if $\overline{CE} = V_{IH}$, or $\overline{OE} = V_{IH}$ or \overline{BHE} , and/or $\overline{BLE} = V_{IH}$.



Truth Table - CY62146G

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	HI-Z	Deselect/Power-down	Standby (I _{SB})
X ^[30]	Х	Х	Η	Н	HI-Z	Output disabled	Active (I _{CC})
L	Н	L	L	L	Data Out (I/O ₀ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	L	Н	HI-Z (I/O ₀ –I/O ₇); Data Out (I/O ₈ –I/O ₁₅)	Read	Active (I _{CC})
L	Н	Н	Х	Х	HI-Z	Output disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O ₀ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O ₀ –I/O ₇); HI-Z (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	L	Н	HI-Z (I/O ₀ –I/O ₇); Data In (I/O ₈ –I/O ₁₅)	Write	Active (I _{CC})

Notes

30. The 'X' (Don't care) state for the chip enables refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.


Page 15 of 19



Ordering Information

Speed (ns)	Voltage Range	Ordering Code	Package Diagram	Package Type	Operating Range
45	2.2 V-3.6 V	CY62146G30-45ZSXA	51-85087	44-pin TSOP II	Automotive-A
		CY62146G30-45ZSXAT	51-85087	44-pin TSOP II, Tape & Reel	
	4.5 V–5.5 V	CY62146G-45ZSXA	51-85087	44-pin TSOP II	
		CY62146G-45ZSXAT	51-85087	44-pin TSOP II, Tape & Reel	


Ordering Code Definitions





Package Diagrams

Figure 10. 44-pin TSOP Z44-II Package Outline, 51-85087





Acronyms

Acronym	Description			
BHE	Byte High Enable			
BLE	Byte Low Enable			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
SRAM	Static Random Access Memory			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μΑ	microampere			
μS	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			

Document Number: 002-03594 Rev. *C Page 17 of 19



Document History Page

Document Title: CY62146G MoBL [®] Automotive, 4-Mbit (256K words × 16 bit) Static RAM with Error-Correcting Code (EC Document Number: 002-03594						
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
*A	5035945	NILE	12/09/2015	Changed status from Preliminary to Final.		
*B	5427239	NILE	09/23/2016	Updated Features: Added "AEC-Q100 qualified". Updated Maximum Ratings: Updated Note 4 (Replaced "2 ns" with "20 ns"). Updated DC Electrical Characteristics: Changed minimum value of V_{OH} parameter from 2.2 V to 2.4 V correspondint to Operating Range "2.7 V to 3.6 V" and Test Condition " V_{CC} = Min, I_{OH} = -1.0 mA". Changed minimum value of V_{IH} parameter from 2.0 V to 1.8 V correspondint to Operating Range "2.2 V to 2.7 V". Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.		
*C	5975694	AESATMP8	11/24/2017	Updated logo and Copyright.		

Document Number: 002-03594 Rev. *C Page 18 of 19



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

ARM® Cortex® Microcontrollers cypress.com/arm Automotive cypress.com/automotive Clocks & Buffers cypress.com/clocks Interface cypress.com/interface Internet of Things cypress.com/iot Memory cypress.com/memory Microcontrollers cypress.com/mcu **PSoC** cypress.com/psoc

PSoC®Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

Cypress Developer Community

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2015-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 002-03594 Rev. *C Revised November 24, 2017 Page 19 of 19