TABLE OF CONTENTS

Features	1
Applications	1
General Description	1
Functional Block Diagrams	1
Product Highlights	1
Revision History	2
Specifications	3
Timing Characteristics	5
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configurations and Function Descriptions	7
Typical Performance Characteristics	9
Test Circuits	12
Terminology	14

Theory of Operation
Power-On Reset
Serial Interface
Microprocessor Interfacing
ADSP-21xx to ADG738/ADG73915
8051 Interface to ADG738/ADG73916
MC68HC11 Interface to ADG738/ADG73916
Applications Information
Expand the Number of Selectable Serial Devices Using an
ADG73917
Daisy-Chaining Multiple ADG738s
Outline Dimensions
Ordering Guide18
Automortina Dua Justa

REVISION HISTORY

11/12-Rev. 0 to Rev. A

Updated Format	Universal
Changes to Features Section	1
Added W Version Specifications to Table 1	3
Added W Version Specifications to Table 2	4
Changes to Table 4	
Changes to Figure 7, Figure 8, and Figure 11	
Changes to Figure 12	10
Deleted Figure 22	12
Updated Outline Dimensions	
Changes to Ordering Guide	
e	

4/00—Revision 0: Initial Version

SPECIFICATIONS

 $V_{\scriptscriptstyle DD}$ = 5 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

		B Version	W Version		
Parameter	25°C	-40°C to +85°C	-40°C to +105°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (R _{ON})	2.5			Ωtyp	$V_s = 0 \text{ V to } V_{DD}$, $I_s = 10 \text{ mA}$; see Figure 19
STATE OF COMP	4.5	5	6	Ωmax	, , , , , , , , , , , , , , , , , , ,
On-Resistance Match Between	5	0.4		Ωtyp	$V_{s} = 0 \text{ V to } V_{DD}, I_{s} = 10 \text{ mA}$
Channels (ΔR _{ON})		0.1		12 (yp	VS = 0 V to VBB, IS = 10 III/V
		0.8	1	Ω max	
On-Resistance Flatness (R _{FLAT(ON)})	0.75	0.0		Ωtyp	$V_{S} = 0 \text{ V to } V_{DD}, I_{S} = 10 \text{ mA}$
OTT THE SISTEMATICE FIRETIESS (TIFLATION)	0.75	1.2	1.5	Ω max	VS OVER VBB/ IS TO THE
LEAKAGE CURRENTS		1.2	1.5	1211107	V _{DD} = 5.5 V
	. 0 01				
Source Off Leakage I _s (Off)	±0.01		.0.6	nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V}; \text{ see Figure 20}$
	±0.1	±0.3	±0.6	nA max	
Drain Off Leakage I _D (Off)	±0.01			nA typ	$V_D = 4.5 \text{ V/1 V}, V_S = 1 \text{ V/4.5 V}$
	±0.1	±1	±1.3	nA max	
Channel On Leakage I_D , I_S (On)	±0.01			nA typ	$V_D = V_S = 1 \text{ V}/4.5 \text{ V}$, see Figure 21
	±0.1	±1	±1.3	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.4	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.005			μA typ	$V_{IN} = V_{INI}$ or V_{INIH}
I IIII O IIII		±0.1	±0.1	μA max	IIV - IIVE IIVE
C _{IN} , Digital Input Capacitance	3			pF typ	
DIGITAL OUTPUT	+			Pi typ	
		0.4		max	-6 mA
Output Low Voltage		0.4		max	$I_{SINK} = 6 \text{ mA}$
C _{OUT} , Digital Output Capacitance	4			pF typ	
DYNAMIC CHARACTERISTICS ¹					
t _{on}	20			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, see Figure 22; $V_{S1} = 3 V_{S1}$
		32	35	ns max	
t _{OFF}	10			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$, see Figure 22; $V_{S1} = 3 V$
		17	20	ns max	
Break-Before-Make Time Delay, t _D	9			ns typ	$R_L = 300 \Omega, C_L = 35 pF;$
		1	1	ns min	$V_{S1} = V_{S8} = 3 \text{ V, see Figure 22}$
Charge Injection	±3			pC typ	$V_s = 2.5 \text{ V}, R_s = 0 \Omega, C_L = 1 \text{ nF; see Figure 23}$
Off Isolation	-55			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$
	-75			dB typ	$R_1 = 50 \Omega$, $C_1 = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 25
Channel-to-Channel Crosstalk	-55			dB typ	$R_1 = 50 \Omega$, $C_1 = 5 \text{ pF}$, $f = 10 \text{ MHz}$
Charmer to Charmer Crosstan	-75			dB typ	$R_L = 50 \Omega$, $C_L = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 24
2 dP Pandwidth	-/3			ub typ	11 - 30 12, C ₁ - 3 μι , ι - 1 Ινιπ2, see Figure 24
–3 dB Bandwidth	65			MULE	D 500 C 5 7 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
ADG738	65			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 25
ADG739	100			MHz typ	
C _s (Off)	13			pF typ	
C _D (Off)					
ADG738	85			pF typ	
ADG739	42			pF typ	
C_D , C_S (On)		i	1	pF typ	
C_D , C_S (On) ADG738	96			pi typ	
	96 48				
ADG738 ADG739				pF typ	V _{DD} = 5.5 V
ADG738					V _{DD} = 5.5 V Digital Inputs = 0 V or 5.5 V

¹ Guaranteed by design, not subject to production test.

 V_{DD} = 3 V ± 10%, GND = 0 V, unless otherwise noted.

Table 2.

		B Version	W Version		
Parameter	25°C	-40°C to +85°C	-40°C to +105°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance (R _{ON})	6		50	Ωtyp	$V_s = 0 \text{ V to } V_{DD}$, $I_s = 10 \text{ mA}$; see Figure 19
. 517	11	12	16	Ω max	5 55, 5 , 5
On-Resistance Match Between		0.4		Ωtyp	$V_{s} = 0 \text{ V to } V_{DD}, I_{s} = 10 \text{ mA}$
Channels (ΔR _{ON})				21	3 5 5
		1.2	1.4	Ωmax	
On-Resistance Flatness (R _{FLAT(ON)})	3.5			Ωtyp	$V_{S} = 0 \text{ V to } V_{DD'} I_{S} = 10 \text{ mA}$
LEAKAGE CURRENTS					$V_{DD} = 3.3 \text{ V}$
Source Off Leakage I _s (Off)	±0.01			nA typ	$V_s = 3 \text{ V/1 V}, V_D = 1 \text{ V/3 V}; \text{ see Figure 20}$
	±0.1	±0.3	±0.6	nA max	
Drain Off Leakage I _D (Off)	±0.01			nA typ	$V_D = 3 \text{ V}/1 \text{ V}, V_D = 1 \text{ V}/3 \text{ V}$
3 5	±0.1	±1	±1.3	nA max	
Channel On Leakage I _D , I _S (On)	±0.01			nA typ	$V_D = V_S = 3 \text{ V/1 V, see Figure 21}$
3 5, 3, 7	±0.1	±1	±1.3	nA max	3
DIGITAL INPUTS	1				
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.4	V max	
Input Current, I _{INL} or I _{INH}	0.005			μA typ	$V_{IN} = V_{INL}$ or V_{INH}
pat carretty fine of fine	0.000	±0.1	±0.1	μA max	VIN VINE STATINH
C _{IN} , Digital Input Capacitance	3			pF typ	
DIGITAL OUTPUT	1			p. 1) p	
Output Low Voltage		0.4		max	I _{SINK} = 6 mA
C _{OUT} , Digital Output Capacitance	4	0.4		pF typ	ISINK — O IIIA
DYNAMIC CHARACTERISTICS ¹	1			рг сур	
	40			ns typ	$R_1 = 300 \Omega$, $C_1 = 35 \text{pF}$, see Figure 22; $V_{51} = 2 \text{V}$
t _{on}	40	70	75	ns max	N _L = 300 Ω, C _L = 33 pr , see rigure 22, V _{S1} = 2 V
+	14	70	73	ns typ	$R_1 = 300 \Omega$, $C_1 = 35 \text{pF}$, see Figure 22; $V_{S1} = 2 \text{V}$
t _{OFF}	'-	25	40	ns max	N _L = 300 Ω, C _L = 33 pr , see rigure 22, v _{S1} = 2 v
Proak Poforo Mako Timo Dolay +	12	25	40		$R_1 = 300 \Omega, C_1 = 35 pF;$
Break-Before-Make Time Delay, t _D	12	1	1	ns typ ns min	$N_{L} = 300 \Omega$, $C_{L} = 35 \text{ pF}$, $V_{S} = 2 \text{ V}$, see Figure 22
Charge Injection	±3	'	'		$V_s = 2.5$ V, see Figure 22 $V_s = 1.5$ V, $R_s = 0$ Ω , $C_L = 1$ nF; see Figure 23
Off Isolation				pC typ	-
Offisolation	-55 -75			dB typ dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 10 MHz$ $R_I = 50 \Omega$, $C_I = 5 pF$, $f = 1 MHz$; see Figure 25
Channel-to-Channel Crosstalk	-75 -55			dB typ	$R_1 = 50 \Omega$, $C_1 = 5 \text{ pF}$, $f = 1 \text{ MHz}$, see Figure 25
Channel-to-Channel Crosstalk				1	$R_1 = 50 \Omega$, $C_1 = 5 \text{ pF}$, $f = 10 \text{ MHz}$ $R_1 = 50 \Omega$, $C_1 = 5 \text{ pF}$, $f = 1 \text{ MHz}$; see Figure 24
2 dR Randwidth	-75			dB typ	$n_L = 30 \Omega$, $C_L = 3 \text{ pr}$, $T = 1 \text{ Minz}$; see rigure 24
–3 dB Bandwidth ADG738	65			MU= +: :	D = 50 O C = 5 pE soc Figure 25
	65			MHz typ	$R_L = 50 \Omega$, $C_L = 5 pF$, see Figure 25
ADG739	100			MHz typ	
C _s (Off)	13			pF typ	
C _D (Off)	OF.			nE +:	
ADG738	85			pF typ	
ADG739	42			pF typ	
C_D , C_S (On)	06				
ADG738	96			pF typ	
ADG739	48			pF typ	V 22V
POWER REQUIREMENTS	1.0			. .	V _{DD} = 3.3 V
I _{DD}	10	20	20	μA typ	Digital Inputs = 0 V or 3.3 V
		20	20	μA max	

 $^{^{\}rm 1}\,\mbox{Guaranteed}$ by design, not subject to production test.

TIMING CHARACTERISTICS

 $V_{\rm DD}$ = 2.7 V to 5.5 V. All specifications –40°C to +105°C, unless otherwise noted.

Table 3.

	Lim	it at T _{MIN} , T _{MAX}		
Parameter ^{1, 2}	Min	Max	Unit	Test Conditions/Comments
f _{SCLK}		30	MHz	SCLK cycle frequency
t ₁	33		ns	SCLK cycle time
t_2	13		ns	SCLK high time
t ₃	13		ns	SCLK low time
t ₄	0		ns	SYNC to SCLK active edge setup time
t ₅	5		ns	Data setup time
t ₆	4.5		ns	Data hold time
t ₇	0		ns	SCLK falling edge to SYNC rising edge
t ₈	33		ns	Minimum SYNC high time
t_9^3	20		ns min	SCLK rising edge to DOUT valid




Figure 3. 3-Wire Serial Interface Timing Diagram

 $^{^1}$ See Figure 3. 2 All input signals are specified with tr = tf = 5 ns (10% to 90% of V_{DD}) and timed from a voltage level of ($V_{IL} + V_{IH}$)/2. 3 $C_L = 20$ pF, $R_L = 1$ kΩ.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C unless otherwise noted.

Table 4.

Table 4.	
Parameter	Rating
V _{DD} to GND	−0.3 V to +7 V
Analog, Digital Inputs ¹	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V or}$
	30 mA, Whichever
	Occurs First
Peak Current, S or D	100 mA (Pulsed at 1 ms, 10%
	Duty Cycle Max)
Continuous Current, Each S	30 mA
Continuous Current D	
ADG739	80 mA
ADG738	120 mA
Operating Temperature Range	
Industrial (B Version)	-40°C to +85°C
Industrial (W Version)	-40°C to +105°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
TSSOP Package	
θ_{JA} Thermal Impedance	150.4°C/W
θ _{JC} Thermal Impedance	27.6°C/W
Lead Temperature, Soldering	As per JEDEC J-STD-020

 $^{^{\}rm 1}$ Overvoltages at IN, S, or D are clamped by internal diodes. Limit current to the maximum ratings given.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 4. ADG738 Pin Configuration

Table 5. ADG738 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. These devices can accommodate serial input rates of up to 30 MHz.
2	RESET	Active Low Control Input. This pin clears the input register and turns all switches to the off condition.
3	DIN	Serial Data Input. Data is clocked into the 8-bit input register on the falling edge of the serial clock input.
4, 5, 6, 7	S1, S2, S3, S4	Source. May be an input or output.
8	D	Drain. May be an input or output.
9, 10, 11, 12	S8, S7, S6, S5	Source. May be an input or output.
13	V _{DD}	Power Supply Input. These parts can be operated from a supply of 2.7 V to 5.5 V.
14	GND	Ground Reference.
15	DOUT	Data Output. This allows a number a parts to be daisy-chained. Data is clocked out of the input shift register on the rising edge of SCLK. This is an open drain output, which should be pulled to the supply with an external resistor.
16	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low it powers on the SCLK and DIN buffers and the input shift register is enabled. Data is transferred on the falling edges of the following clocks. Taking SYNC high updates the switch conditions.




Figure 5. ADG739 Pin Configuration

Table 6. ADG739 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SCLK	Serial Clock Input. Data is clocked into the input shift register on the falling edge of the serial clock input. These devices can accommodate serial input rates of up to 30 MHz.
2	SYNC	Active Low Control Input. This is the frame synchronization signal for the input data. When SYNC goes low, it powers on the SCLK and DIN buffers and the input shift register is enabled. Data is transferred on the falling edges of the following clocks. Taking SYNC high updates the switch conditions.
3	DIN	Serial Data Input. Data is clocked into the 8-bit input register on the falling edge of the serial clock input.
4, 5, 6, 7	S1A, S2A, S3A, S4A	Source. May be an input or output.
8, 9	DA, DB	Drain. May be an input or output.
10, 11, 12, 13	S4B, S3B, S2B, S1B	Source. May be an input or output.
14	V _{DD}	Power Supply Input. These parts can be operated from a supply of 2.7 V to 5.5 V.
15	GND	Ground Reference.
16	DOUT	Data Output. This allows a number a parts to be daisy-chained. Data is clocked out of the input shift register on the rising edge of SCLK. This is an open drain output, which should be pulled to the supply with an external resistor.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. On Resistance as a Function of V_D (V_S)




Figure 7. On Resistance as a Function of V_D (V_S) for Different Temperatures, V_{DD} = 5 V




Figure 8. On Resistance as a Function of $V_{\rm D}$ (V_S) for Different Temperatures, $V_{\rm DD}$ = 3 V




Figure 9. Leakage Currents as a Function of V_D (V_S), $V_{DD} = 5 V$




Figure 10. Leakage Currents as a Function of $V_D(V_S)$, $V_{DD} = 3 V$




Figure 11. Leakage Currents as a Function of Temperature, $V_{\rm DD} = 5 \text{ V}$




Figure 12. Leakage Currents as a Function of Temperature, $V_{\rm DD} = 3 V$




Figure 13. Input Currents vs. Switching Frequency




Figure 14. Charge Injection vs. Source Voltage




Figure 15. T_{ON}/T_{OFF} Times vs. Temperature




Figure 16. Off Isolation vs. Frequency




Figure 17. Crosstalk vs. Frequency




Figure 18. On Response vs. Frequency

TEST CIRCUITS





Figure 19. On Resistance






Figure 20. I_D (Off), I_S (Off)




Figure 22. Switching Times and Break-Before-Make Times






Figure 23. Charge Injection



*SIMILAR CONNECTION FOR ADG739. CHANNEL-TO-CHANNEL CROSSTALK = $20LOG_{10}$ (V_{OUT}/V_{S})

Figure 24. Channel-to-Channel Crosstalk



*SIMILAR CONNECTION FOR ADG739.
S1 IS SWITCHED OFF FOR OFF ISOLATION MEASUREMENTS AND ON FOR BANDWIDTH MEASUREMENTS

OFF ISOLATION = $20LOG_{10}$ (V_{OUT}/V_{S})

INSERTION LOSS = $20LOG_{10} \left(\frac{V_{OUT} WITH SWITCH}{V_{OUT} WITHOUT SWITCH} \right)$

Figure 25. Off Isolation and Bandwidth

TERMINOLOGY

 $V_{\scriptscriptstyle DD}$

Most positive power supply potential.

 I_{DD}

Positive supply current.

GND

Ground (0 V) reference.

S

Source terminal. May be an input or output.

D

Drain terminal. May be an input or output.

 $\mathbf{V}_{\mathrm{D}}\left(\mathbf{V}_{\mathrm{S}}\right)$

Analog voltage on Terminal D, Terminal S.

 R_{ON}

Ohmic resistance between D and S.

 ΔR_{ON}

On resistance match between any two channels, that is, $R_{\rm ON} max - R_{\rm ON} min.$

R_{FLAT(ON)}

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

I_s (Off)

Source leakage current with the switch off.

 I_D (Off)

Drain leakage current with the switch off.

In, Ic (On)

Channel leakage current with the switch on.

 V_{INL}

Maximum input voltage for Logic 0.

 V_{INH}

Minimum input voltage for Logic 1.

 $I_{INL}(I_{INH})$

Input current of the digital input.

C_s (Off)

Off switch source capacitance. Measured with reference to ground.

C_D (Off)

Off switch drain capacitance. Measured with reference to ground.

 $C_D, C_S(On)$

On switch capacitance. Measured with reference to ground.

 C_{IN}

Digital input capacitance.

 t_{on}

Delay time between the 50% and 90% points of the $\overline{\text{SYNC}}$ rising edge and the switch on condition.

 t_{OFF}

Delay time between the 50% and 90% points of the $\overline{\text{SYNC}}$ rising edge and the switch off condition.

 $t_{\rm D}$

Off time measured between the 80% points of both switches when switching from one switch to another.

Charge Injection

A measure of the glitch impulse transferred from the digital input to the analog output during switching.

Off Isolation

A measure of unwanted signal coupling through an off switch.

Crosstalk

A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

The frequency at which the output is attenuated by 3 dB.

On Response

The frequency response of the on switch.

Insertion Loss

The loss due to the on resistance of the switch.

THEORY OF OPERATION

The ADG738 and ADG739 are serially controlled, 8-channel and dual 4-channel matrix switches, respectively. While providing the normal multiplexing and demultiplexing functions, these parts also provide the user with more flexibility as to where their signal may be routed. Each bit of the 8-bit serial word corresponds to one switch of the part. A Logic 1 in the particular bit position turns on the switch, while a Logic 0 turns the switch off. Because each switch is independently controlled by an individual bit, this provides the option of having any, all, or none of the switches on. This feature may be particularly useful in the demultiplexing application where the user may wish to direct one signal from the drain to a number of outputs (sources). Take care, however, in the multiplexing situation where a number of inputs may be shorted together (separated only by the small on resistance of the switch).

When changing the switch conditions, a new 8-bit word is written to the input shift register. Some of the bits may be the same as the previous write cycle, as the user may not wish to change the state of some switches. To minimize glitches on the output of these switches, the part cleverly compares the state of switches from the previous write cycle. If the switch is already in the on condition, and is required to stay on, there will be minimal glitches on the output of the switch.

POWER-ON RESET

During device power-up, all switches will be in the off condition and the internal input shift register is filled with zeros and remains so until a valid write takes place.

SERIAL INTERFACE

The ADG738 and ADG739 have a 3-wire serial interface (SYNC, SCLK, and DIN), which is compatible with SPI, QSPI, MICROWIRE interface standards and most DSPs. Figure 3 shows the timing diagram of a typical write sequence.

Data is written to $\underline{\text{the 8-bit}}$ input shift register via DIN under the control of the $\overline{\text{SYNC}}$ and SCLK signals. Data may be written to the input shift register in more or less than eight bits. In each case, the input shift register retains the last eight bits that were written.

When SYNC goes low, the input shift register is enabled. Data from DIN is clocked into the input shift register on each falling edge of SCLK. Each bit of the 8-bit word corresponds to one of the eight switches. Figure 26 shows the contents of the input shift register. Data appears on the DOUT pin on the rising edge of SCLK suitable for daisy-chaining, delayed, of course, by eight bits. When all eight bits have been written into the shift register, the SYNC line is brought high again. The switches are updated with the new configuration and the input shift register is disabled. With SYNC held high, any further data or noise on the DIN line has no effect on the shift register.



Figure 26. Input Shift Register Contents

MICROPROCESSOR INTERFACING

Microprocessor interfacing to the ADG738/ADG739 is via a serial bus that uses a standard protocol compatible with microcontrollers and DSP processors. The communications channel is a 3-wire (minimum) interface consisting of a clock signal, a data signal, and a synchronization signal. The ADG738/ADG739 requires an 8-bit data word with data valid on the falling edge of SCLK.

Data from the previous write cycle is available on the DOUT pin. The following sections illustrate simple 3-wire interfaces with popular microcontrollers and DSPs.

ADSP-21xx TO ADG738/ADG739

An interface between the ADG738/ADG739 and the ADSP-21xx is shown in Figure 27. In the interface example shown, SPORT0 is used to transfer data to the matrix switch. The SPORT control register should be configured as follows: internal clock operation, alternate framing mode; active low framing signal.

Transmission is initiated by writing a word to the Tx register after the SPORT has been enabled. As the data is clocked out of the DSP on the rising edge of SCLK, no glue logic is required to interface the DSP to the matrix switch. The update of each switch condition takes place automatically when TFS is taken high.




Figure 27. ADSP-21xx to ADG738/ADG739 Interface

8051 INTERFACE TO ADG738/ADG739

A serial interface between the ADG738/ADG739 and the 8051 is shown in Figure 28. TXD of the 8051 drives SCLK of the ADG738/ADG739, while RXD drives the serial data line, DIN. P3.3 is a bit-programmable pin on the serial port and is used to drive SYNC.

The 8051 provides the LSB of its SBUF register as the first bit in the data stream. The user has to ensure that the data in the SBUF register is arranged correctly as the switch expects MSB first.

When data is to be transmitted to the matrix switch, P3.3 is taken low. Data on RXD is clocked out of the microcontroller on the rising edge of TXD and is valid on the falling edge. As a result no glue logic is required between the ADG738/ADG739 and microcontroller interface.




Figure 28. 8051 Interface to ADG738/ADG739

MC68HC11 INTERFACE TO ADG738/ADG739

Figure 29 shows an example of a serial interface between the ADG738/ADG739 and the MC68HC11 microcontroller. SCK of the 68HC11 drives the SCLK of the matrix switch, while the MOSI output drives the serial data line, DIN. SYNC is driven from one of the port lines, in this case PC7.




Figure 29. MC68HC11 Interface to ADG738/ADG739

The 68HC11 is configured for master mode; MSTR = 1, CPOL = 0, and CPHA = 1. When data is transferred to the part, PC7 is taken low, data is transmitted MSB first. Data appearing on the MOSI output is valid on the falling edge of SCK.

If the user wishes to verify the data previously written to the input shift register, the DOUT line could be connected to MISO of the MC68HC11, and with \$\overline{\text{SYNC}}\$ low, the input shift register would clock data out on the rising edges of SCLK.

APPLICATIONS INFORMATION EXPAND THE NUMBER OF SELECTABLE SERIAL DEVICES USING AN ADG739

The dual 4-channel ADG739 multiplexer can be used to multiplex a single chip select line to provide chip selects for up to four devices on the SPI bus. Figure 30 illustrates the ADG739 in such a typical configuration. All devices receive the same serial clock and serial data, but only one device receives the SYNC signal at any one time. The ADG739 is a serially controlled device also. One bit programmable pin of the microcontroller is used to enable the ADG739 via SYNC2, while another bit programmable pin is used as the chip select for the other serial devices, SYNC1. Driving SYNC2 low enables changes to be made to the addressed serial devices. By bringing SYNC1 low, the selected serial device hanging from the SPI bus is enabled and data will be clocked into its input shift register on the falling edges of SCLK. The convenient design of the matrix switch allows for different combinations of the four serial devices to be addressed at any one time. If more devices need to be addressed via one chip select line, the ADG738 is an 8-channel device and would allow further expansion of the chip select scheme. There may be some digital feedthrough from the digital input lines because SCLK and DIN are permanently connected to each device. Using a burst clock minimizes the effects of digital feedthrough on the analog channels.




Figure 30. Addressing Multiple Serial Devices Using an ADG739

DAISY-CHAINING MULTIPLE ADG738S

A number of ADG738 matrix switches may be daisy-chained simply by using the DOUT pin. DOUT is an open-drain output that should be pulled to the supply with an external resistor. Figure 31 shows a typical implementation. The SYNC pin of all three parts in the example are tied together. When SYNC is brought low, the input shift registers of all parts are enabled, data is written to the parts via DIN, and clocked through the shift registers. When the transfer is complete, SYNC is brought high and all switches are updated simultaneously. Further shift registers may be added in series.





Figure 31. Multiple ADG739 Devices in a Daisy-Chained Configuration

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 32. 16-Lead Thin Shrink Small Outline Package [TSSOP] (RU-16) Dimensions shown in millimeters

ORDERING GUIDE

Model ^{1, 2}	Temperature Range	Package Description	Package Option
ADG738BRU	−40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG738BRUZ	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG738BRUZ-REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG738BRUZ-REEL7	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG738WBRUZ-REEL	-40°C to +105°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG739BRU	−40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG739BRU-REEL7	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG739BRUZ	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG739BRUZ-REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG739BRUZ-REEL7	-40°C to +85°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

 $^{^{1}}$ Z = RoHS Compliant Part.

AUTOMOTIVE PRODUCTS

The ADG738W model is available with controlled manufacturing to support the quality and reliability requirements of automotive applications. Note that this automotive model may have specifications that differ from the commercial models; therefore, designers should review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available for use in automotive applications. Contact your local Analog Devices account representative for specific product ordering information and to obtain the specific Automotive Reliability reports for these models.

² W = Qualified for Automotive Applications.

NOTES

NOTES

