TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagrams	1
General Description	1
Product Highlights	1
Revision History	2
Specifications	3
±15 V Dual Supply	3
±20 V Dual Supply	4
12 V Single Supply	5
36 V Single Supply	6
Continuous Current per Channel, Sx, D, or Dx	8

REVISION HISTORY

8/15—Rev. B to Rev. C
Changes to Features Section1
Changes to Table 1
Changes to Table 2 4
Changes to Table 3
Changes to Table 4
Changes to Table 79
Changes to Figure 18 Caption to Figure 23 Caption 14
Changes to Figure 24 Caption to Figure 26 Caption 15
Deleted Figure 21, Figure 22, and Figure 23; Renumbered
Sequentially
Deleted Figure 27, Figure 28, and Figure 29 17
Deleted Figure 33, Figure 34, and Figure 35 18

12/14—Rev. A to Rev. B

Changes to Features and Product Highlights	1
Changes to Table 1	3
Changes to Table 2	4
Changes to Table 3	6
Changes to Table 4	8
Changes to HBM ESD, Table 7	11
Changes to Typical Performance Characteristics Section	14
Changes to Figure 36, Figure 37, and Figure 39	19

3/12—Rev. 0 to Rev. A

Added 16-Lead LFCSP	Universal
Changes to Ordering Guide	

7/11—Revision 0: Initial Version

Absolute Maximum Ratings	9
ESD Caution	9
Pin Configurations and Function Descriptions	10
Typical Performance Characteristics	12
Test Circuits	16
Terminology	19
Trench Isolation	20
Applications Information	21
Outline Dimensions	22
Ordering Guide	22

SPECIFICATIONS

±15 V DUAL SUPPLY

 V_{DD} = +15 V \pm 10%, V_{SS} = –15 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V _{DD} to V _{ss}	V	
On Resistance, Ron	160			Ωtyp	$V_s = \pm 10 V$, $I_s = -1 mA$; see Figure 28
	200	250	280	Ωmax	$V_{DD} = +13.5 \text{ V}, \text{ V}_{SS} = -13.5 \text{ V}$
On-Resistance Match Between	3.5			Ωtyp	$V_s = \pm 10 V$, $I_s = -1 mA$
Channels, ΔR _{on}					
	8	9	10	Ωmax	
On-Resistance Flatness, R _{FLAT (ON)}	40			Ωtyp	$V_s = \pm 10 V$, $I_s = -1 mA$
	50	65	70	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +16.5 V, V_{SS} = -16.5 V$
Source Off Leakage, Is (Off)	±0.005			nA typ	$V_s = \pm 10 V$, $V_D = \mp 10 V$; see Figure 30
-	±0.1	±0.2	±0.4	nA max	
Drain Off Leakage, I _D (Off)	±0.005			nA typ	$V_s = \pm 10 \text{ V}, V_D = \mp 10 \text{ V}; \text{ see Figure 30}$
	±0.1	±0.4	±1.4	nA max	
Channel On Leakage, I₂ (On), I₅ (On)	±0.01			nA typ	$V_s = V_D = \pm 10 V$; see Figure 27
	±0.01 ±0.2	±0.5	±1.4	nA max	$v_3 = v_0 = \pm v_0 v_1 \operatorname{sec} right 27$
DIGITAL INPUTS	±0.2	<u> </u>	_ <u>- 1.7</u>	ΠΑΤΠάλ	-
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	3			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, transition	150			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	180	210	245	ns max	V _s = 10 V; see Figure 33
t _{on} (EN)	125			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	150	185	215	ns max	V _s = 10 V; see Figure 35
t _{OFF} (EN)	160			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	185	210	230	ns max	V _s = 10 V; see Figure 35
Break-Before-Make Time Delay, t _D	55			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			25	ns min	$V_{s1} = V_{s2} = 10 V$; see Figure 34
Charge Injection, Q _{INJ}	0.2			pC typ	$V_s = 0 V, R_s = 0 \Omega, C_L = 1 nF;$
5, , , , , , , , , , , , , , , , , , ,					see Figure 36
Off Isolation	-86			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 31
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see
					Figure 29
–3 dB Bandwidth					$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 32
ADG5208	110			MHz typ	
ADG5209	240			MHz typ	
Insertion Loss	-6.4			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 32
C _s (Off)	2.9			pF typ	$V_s = 0 V, f = 1 MHz$
C_{D} (Off)					
ADG5208	34			pF typ	$V_{s} = 0 V, f = 1 MHz$
ADG5209	17			pF typ	$V_{s} = 0 V, f = 1 MHz$
$C_{\rm D}$ (On), $C_{\rm s}$ (On)				P. 9P	
ADG5208	37			pF typ	$V_{s} = 0 V, f = 1 MHz$
ADG5209	21			pF typ	$V_{s} = 0 V, f = 1 MHz$ $V_{s} = 0 V, f = 1 MHz$
AD03203	21	1		prtyp	$v_{S} = 0 v_{1} I = 1 I V I I Z$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, \text{ V}_{SS} = -16.5 \text{ V}$
I _{DD}	45			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
	55		70	μA max	
lss	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1	μA max	
V _{DD} /V _{SS}			±9/±22	V min/V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

±20 V DUAL SUPPLY

 V_{DD} = +20 V \pm 10%, V_{SS} = -20 V \pm 10%, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V _{DD} to V _{SS}	V	
On Resistance, R _{on}	140			Ω typ	$V_s = \pm 15 \text{ V}, I_s = -1 \text{ mA}$; see Figure 28
	160	200	230	Ωmax	$V_{DD} = +18 V$, $V_{SS} = -18 V$
On-Resistance Match Between Channels, ΔR _{oN}	3.5			Ωtyp	$V_s = \pm 15 V$, $I_s = -1 mA$
	8	9	10	Ωmax	
On-Resistance Flatness, RFLAT (ON)	34			Ω typ	$V_s = \pm 15 V$, $I_s = -1 mA$
	45	55	60	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = +22 \text{ V}, \text{ V}_{SS} = -22 \text{ V}$
Source Off Leakage, Is (Off)	±0.005			nA typ	$V_s = \pm 15 V$, $V_D = \mp 15 V$; see Figure 30
-	±0.1	±0.2	±0.4	nA max	
Drain Off Leakage, I _D (Off)	±0.005			nA typ	$V_s = \pm 15 V$, $V_D = \mp 15 V$; see Figure 30
5	±0.1	±0.4	±1.4	nA max	, <u>, , , , , , , , , , , , , , , , , , </u>
Channel On Leakage, I _D (On), I _S (On)	±0.01			nA typ	$V_s = V_p = \pm 15 V$; see Figure 27
5,2,2,7,2,7	±0.2	±0.5	±1.4	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, I _{INL} or I _{INH}	0.002			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
	0.002		±0.1	µA max	
Digital Input Capacitance, C _№	3			pF typ	
DYNAMIC CHARACTERISTICS ¹	-			P: 0P	
	140			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	170	195	220	ns max	$V_s = 10 V$; see Figure 33
t _{on} (EN)	120			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	140	170	195	ns max	$V_s = 10 V$; see Figure 35
toff (EN)	160	170	199	ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	185	205	220	ns max	$V_s = 10 V$; see Figure 35
Break-Before-Make Time Delay, t₀	45	205	220	ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
break before make time belay, to	15		20	ns min	$V_{s1} = V_{s2} = 10$ V; see Figure 34
Charge Injection, Q _{INJ}	0.4		20	pC typ	$V_s = 0 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 36
Off Isolation	-86			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 31
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 29
–3 dB Bandwidth					$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 32
ADG5208	121			MHz typ	
ADG5209	225			MHz typ	
Insertion Loss	-5.6			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 32

ADG5208/ADG5209

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Cs (Off)	2.8			pF typ	$V_{s} = 0 V, f = 1 MHz$
C _D (Off)					
ADG5208	33			pF typ	$V_{s} = 0 V, f = 1 MHz$
ADG5209	17			pF typ	$V_{s} = 0 V, f = 1 MHz$
C _D (On), C _s (On)					
ADG5208	36			pF typ	$V_{s} = 0 V, f = 1 MHz$
ADG5209	21			pF typ	$V_{s} = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +22 V, V_{SS} = -22 V$
ldd	50			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
	70		110	μA max	
lss	0.001			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
			1	μA max	
V _{DD} /V _{SS}			±9/±22	V min/V max	GND = 0 V

¹ Guaranteed by design; not subject to production test.

12 V SINGLE SUPPLY

 V_{DD} = 12 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V _{DD}	V	
On Resistance, Ron	350			Ω typ	$V_s = 0 V$ to 10 V, $I_s = -1 mA$; see Figure 28
	500	610	700	Ωmax	$V_{DD} = 10.8 V, V_{SS} = 0 V$
On-Resistance Match Between Channels, ΔR_{ON}	5			Ω typ	$V_s = 0 V$ to 10 V, $I_s = -1 mA$
	20	22	24	Ωmax	
On-Resistance Flatness, R _{FLAT (ON)}	160			Ωtyp	$V_s = 0 V$ to 10 V, $I_s = -1 mA$
	280	335	370	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 13.2 \text{ V}, \text{ V}_{SS} = 0 \text{ V}$
Source Off Leakage, I_s (Off)	±0.005			nA typ	$V_s = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 30
	±0.1	±0.2	±0.4	nA max	
Drain Off Leakage, I_D (Off)	±0.005			nA typ	$V_{s} = 1 \text{ V}/10 \text{ V}, V_{D} = 10 \text{ V}/1 \text{ V}; \text{ see}$ Figure 30
	±0.1	±0.4	±1.4	nA max	
Channel On Leakage, I_D (On), I_S (On)	±0.01			nA typ	$V_{s} = V_{D} = 1 \text{ V}/10 \text{ V}$; see Figure 27
	±0.2	±0.5	±1.4	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, VINL			0.8	V max	
Input Current, IINL or IINH	0.002			μA typ	$V_{\text{IN}} = V_{\text{GND}} \text{ or } V_{\text{DD}}$
			±0.1	μA max	
Digital Input Capacitance, C _№	3			pF typ	
DYNAMIC CHARACTERISTICS ¹					
Transition Time, transition	200			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	250	295	335	ns max	V _s = 8 V; see Figure 33
ton (EN)	180			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	225	280	320	ns max	V _s = 8 V; see Figure 35
t _{off} (EN)	165			ns typ	$R_L=300~\Omega,~C_L=35~pF$
	200	225	245	ns max	Vs = 8 V; see Figure 35
Break-Before-Make Time Delay, t _D	95			ns typ	$R_L=300~\Omega,~C_L=35~pF$
			50	ns min	$V_{51} = V_{52} = 8 V$; see Figure 34
Charge Injection, Q _{IN}	0.2			pC typ	$V_s = 6 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 3

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Off Isolation	-86			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 31
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 29
–3 dB Bandwidth					$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 32
ADG5208	95			MHz typ	
ADG5209	180			MHz typ	
Insertion Loss	-8.9			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 32
Cs (Off)	3.3			pF typ	$V_s = 6 V, f = 1 MHz$
C _D (Off)					
ADG5208	38			pF typ	$V_s = 6 V, f = 1 MHz$
ADG5209	19			pF typ	$V_{s} = 6 V, f = 1 MHz$
C _D (On), C _s (On)					
ADG5208	41			pF typ	$V_{s} = 6 V, f = 1 MHz$
ADG5209	24			pF typ	$V_s = 6 V, f = 1 MHz$
POWER REQUIREMENTS					V _{DD} = 13.2 V
ldd	40			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
	50		65	μA max	
V _{DD}			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

¹ Guaranteed by design; not subject to production test.

36 V SINGLE SUPPLY

 V_{DD} = 36 V \pm 10%, V_{SS} = 0 V, GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$0 V$ to V_{DD}	V	
On Resistance, R _{ON}	150			Ω typ	$V_s = 0 V$ to 30 V, $I_s = -1 mA$; see Figure 28
	170	215	245	Ωmax	$V_{DD} = 32.4 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, ΔR _{oN}	3.5			Ωtyp	$V_s = 0 V$ to 30 V, $I_s = -1 mA$
	8	9	10	Ωmax	
On-Resistance Flatness, R _{FLAT (ON)}	35			Ωtyp	$V_s = 0 V$ to 30 V, $I_s = -1 mA$
	55	65	70	Ωmax	
LEAKAGE CURRENTS					$V_{DD} = 39.6 V, V_{SS} = 0 V$
Source Off Leakage, I _s (Off)	±0.005			nA typ	$V_s = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see}$ Figure 30
	±0.1	±0.2	±0.4	nA max	-
Drain Off Leakage, I _D (Off)	±0.005			nA typ	$V_s = 1 \text{ V}/30 \text{ V}, V_D = 30 \text{ V}/1 \text{ V}; \text{ see}$ Figure 30
	±0.1	±0.4	±1.4	nA max	
Channel On Leakage, I _D (On), I _s (On)	±0.01			nA typ	$V_s = V_D = 1 \text{ V}/30 \text{ V}$; see Figure 27
	±0.2	±0.5	±1.4	nA max	
DIGITAL INPUTS					
Input High Voltage, V _{INH}			2.0	V min	
Input Low Voltage, V _{INL}			0.8	V max	
Input Current, IINL or IINH	0.002			μA typ	$V_{\text{IN}} = V_{\text{GND}} \text{ or } V_{\text{DD}}$
			±0.1	μA max	
Digital Input Capacitance, C _{IN}	3			pF typ	

ADG5208/ADG5209

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS ¹				1	
Transition Time, transition	170			ns typ	$R_L = 300 \Omega$, $C_L = 35 pF$
	205	225	235	ns max	Vs = 18 V; see Figure 33
t _{on} (EN)	150			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	180	195	215	ns max	Vs = 18 V; see Figure 35
t _{off} (EN)	180			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
	225	225	230	ns max	Vs = 18 V; see Figure 35
Break-Before-Make Time Delay, t _D	55			ns typ	$R_L = 300 \Omega, C_L = 35 pF$
			25	ns min	$V_{S1} = V_{S2} = 18 V$; see Figure 34
Charge Injection, Q _{INJ}	0.3			pC typ	$V_s = 18 V$, $R_s = 0 \Omega$, $C_L = 1 nF$; see Figure 36
Off Isolation	-86			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 31
Channel-to-Channel Crosstalk	-80			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 29
–3 dB Bandwidth					$R_L = 50 \Omega$, $C_L = 5 pF$; see Figure 32
ADG5208	105			MHz typ	
ADG5209	195			MHz typ	
Insertion Loss	-6.2			dB typ	$R_L = 50 \Omega$, $C_L = 5 pF$, $f = 1 MHz$; see Figure 32
Cs (Off)	2.7			pF typ	$V_s = 18 V, f = 1 MHz$
C _D (Off)					
ADG5208	32			pF typ	$V_s = 18 V, f = 1 MHz$
ADG5209	16			pF typ	$V_s = 18 V, f = 1 MHz$
C _D (On), C _s (On)					
ADG5208	35			pF typ	$V_s = 18 V, f = 1 MHz$
ADG5209	20			pF typ	$V_s = 18 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = 39.6 V$
IDD	80			μA typ	Digital inputs = $0 V \text{ or } V_{DD}$
	100		130	μA max	
V _{DD}			9/40	V min/V max	$GND = 0 V, V_{SS} = 0 V$

¹ Guaranteed by design; not subject to production test.

CONTINUOUS CURRENT PER CHANNEL, Sx, D, OR Dx

Table 5. ADG5208

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR D				
$V_{DD} = +15 V, V_{SS} = -15 V$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	40	24	14.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	69	37	18	mA maximum
$V_{DD} = +20 V, V_{SS} = -20 V$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	42	26.5	14.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	75	40	18	mA maximum
$V_{DD} = 12 V, V_{SS} = 0 V$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	28	19	12	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	40	25	14.5	mA maximum
$V_{DD} = 36 V, V_{SS} = 0 V$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	40	26	14.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	72	39	18	mA maximum

Table 6. ADG5209

Parameter	25°C	85°C	125°C	Unit
CONTINUOUS CURRENT, Sx OR Dx				
$V_{DD} = +15 \text{ V}, \text{ V}_{SS} = -15 \text{ V}$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	29	19	12	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	51	30	16	mA maximum
$V_{DD} = +20 V, V_{SS} = -20 V$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	30	20	12.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	55	32	17	mA maximum
$V_{DD} = 12 V, V_{SS} = 0 V$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	20	14	10	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	29	20	12.5	mA maximum
$V_{DD} = 36 V, V_{SS} = 0 V$				
TSSOP ($\theta_{JA} = 112.6^{\circ}C/W$)	30	20	12.5	mA maximum
LFCSP ($\theta_{JA} = 30.4^{\circ}C/W$)	54	31	17	mA maximum

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}C$, unless otherwise noted.

Table 7.

	1
Parameter	Rating
V _{DD} to V _{SS}	48 V
V _{DD} to GND	–0.3 V to +48 V
Vss to GND	+0.3 V to -48 V
Analog Inputs ¹	V _{ss} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Digital Inputs ¹	V _{ss} – 0.3 V to V _{DD} + 0.3 V or 30 mA, whichever occurs first
Peak Current, Sx, D, or Dx Pins	
ADG5208	126 mA (pulsed at 1 ms, 10% duty cycle maximum)
ADG5209	92 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx, D, or Dx Pins ²	Data + 15%
Temperature Range	
Operating	-40°C to +125°C
Storage	–65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, θ_{JA}	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C
HBM ESD	
I/O Port to Supplies	8 kV
I/O Port to I/O Port	2 kV
All Other Pins	8 kV

¹ Overvoltages at the Ax, EN, Sx, D, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given. ² See Table 5 and Table 6. Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


Only one absolute maximum rating can be applied at any one time.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS






Figure 2. ADG5208 Pin Configuration (TSSOP)

Table 8. ADG5208 Pin Function Descriptions

Pin No.			
TSSOP	LFCSP	Mnemonic	Description
1	15	A0	Logic Control Input.
2	16	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, the Ax logic inputs determine the on switches.
3	1	Vss	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
4	2	S1	Source Terminal 1. This pin can be an input or an output.
5	3	S2	Source Terminal 2. This pin can be an input or an output.
6	4	S3	Source Terminal 3. This pin can be an input or an output.
7	5	S4	Source Terminal 4. This pin can be an input or an output.
8	6	D	Drain Terminal. This pin can be an input or an output.
9	7	S8	Source Terminal 8. This pin can be an input or an output.
10	8	S7	Source Terminal 7. This pin can be an input or an output.
11	9	S6	Source Terminal 6. This pin can be an input or an output.
12	10	S5	Source Terminal 5. This pin can be an input or an output.
13	11	V _{DD}	Most Positive Power Supply Potential.
14	12	GND	Ground (0 V) Reference.
15	13	A2	Logic Control Input.
16	14	A1	Logic Control Input.
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V_{ss} .

Table 9. ADG5208 Truth Table

A2	A1	A0	EN	On Switch	
X ¹	X ¹	X ¹	0	None	
0	0	0	1	1	
0	0	1	1	2	
0	1	0	1	3	
0	1	1	1	4	
1	0	0	1	5	
1	0	1	1	6	
1	1	0	1	7	
1	1	1	1	8	

¹ X is don't care.

ADG5208/ADG5209 **Data Sheet** 16 A1 A0 1 ٠ V_{SS} 1 C 12 V_{DD} EN 2 15 GND ADG5209 TOP VIEW (Not to Scale) S1A 2 11 S1B 52 V_{SS} 3 S1A 4 14 V_{DD} ADG5209 TOP VIEW (Not to Scale) 10 S2B S2A 3 <1 13 S1B S3A 4 C 9 S3B 2 S2A 5 12 S2B S4A 5 (0) DA 6 (0) DB 7 (0) S4B 8 (0) 11 S3B S3A 6 10 S4B S4A 7 0 9917-004 9 DB DA 8 NOTES THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, V_{SS}. 09917-005 Figure 4. ADG5209 Pin Configuration (TSSOP) Figure 5. ADG5209 Pin Configuration (LFCSP)

Table 10. ADG5209 Pin Function Descriptions

Pin	Pin No. TSSOP LFCSP Mnemonic				
TSSOP			Description		
1	15	A0	Logic Control Input.		
2	16	EN	Active High Digital Input. When low, the device is disabled and all switches are off. When high, Ax logic inputs determine the on switches.		
3	1	Vss	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.		
4	2	S1A	Source Terminal 1A. This pin can be an input or an output.		
5	3	S2A	Source Terminal 2A. This pin can be an input or an output.		
6	4	S3A	Source Terminal 3A. This pin can be an input or an output.		
7	5	S4A	Source Terminal 4A. This pin can be an input or an output.		
8	6	DA	rain Terminal A. This pin can be an input or an output.		
9	7	DB	Drain Terminal B. This pin can be an input or an output.		
10	8	S4B	Source Terminal 4B. This pin can be an input or an output.		
11	9	S3B	Source Terminal 3B. This pin can be an input or an output.		
12	10	S2B	Source Terminal 2B. This pin can be an input or an output.		
13	11	S1B	Source Terminal 1B. This pin can be an input or an output.		
14	12	V _{DD}	Most Positive Power Supply Potential.		
15	13	GND	Ground (0 V) Reference.		
16	14	A1	Logic Control Input.		
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V_{SS} .		

Table 11. ADG5209 Truth Table

A1	AO	EN	On Switch Pair
X ¹	X ¹	0	None
0	0	1	1
0	1	1	2
1	0	1	3
1	1	1	4

¹ X is don't care.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 6. R_{ON} as a Function of V_{S} , V_D (±20 V Dual Supply)




Figure 7. R_{ON} as a Function of V_s , V_D (±15 V Dual Supply)




Figure 8. R_{ON} as a Function of V_{S_r} , V_D (12 V Single Supply)




Figure 9. Ron as a Function of Vs, VD (36 V Single Supply)




Figure 10. R_{ON} as a Function of V_{S_r} V_D for Different Temperatures, ± 15 V Dual Supply




Figure 11. R_{ON} as a Function of V_{S_r} V_D for Different Temperatures, ±20 V Dual Supply

500 450 400 T_A = +125°C 350 ON RESISTANCE (Ω) = +85°C 300 250 $T_A = +25^{\circ}C$ 200 $T_A = -40^{\circ}C$ 150 100 50 V_{DD} = +12V $V_{SS} = 0V$ 0 09917-112 0 2 4 6 8 10 12 $V_{S,}V_{D}$ (V)

Figure 12. R_{ON} as a Function of V_{S_7} V_D for Different Temperatures, 12 V Single Supply




Figure 13. R_{ON} as a Function of V_{S_r} V_D for Different Temperatures, 36 V Single Supply




Figure 14. Leakage Currents vs. Temperature, ±15 V Dual Supply

ADG5208/ADG5209




Figure 15. Leakage Currents vs. Temperature, ±20 V Dual Supply




Figure 16. Leakage Currents vs. Temperature, 12 V Single Supply




Figure 17. Leakage Currents vs. Temperature, 36 V Single Supply






Figure 18. Off Isolation vs. Frequency, ± 15 V Dual Supply












Figure 20. Charge Injection vs. Source Voltage, Drain to Source












Figure 23. Charge Injection vs. Source Voltage, Source to Drain

300 V_{DD} = +36V V_{SS} = 0V 250 $V_{DD} = +12V$ $V_{SS} = 0V$ 200 TIME (ns) 150 1 $V_{DD} = +15V$ $V_{SS} = -15V$ $V_{DD} = +20V$ $V_{SS} = -20V$ 100 50 09917-124 0 └─ -40 110 60 10 TEMPERATURE (°C)

Figure 24. transition Times vs. Temperature




Figure 25. ADG5209 Capacitance vs. Source Voltage, ±15 V Dual Supply

ADG5208/ADG5209 $T_A = 25^{\circ}C$ $V_{DD} = +15V$ $V_{SS} = -15V$

5

10

15

09917-126 0 V_S (V)

SOURCE/DRAIN ON

DRAIN OFF

SOURCE OFF

Figure 26. ADG5208 Capacitance vs. Source Voltage, ±15 V Dual Supply

-5

80

70

60

50

40

30

20

10

0

-15

-10

CAPACITANCE (pF)

TEST CIRCUITS









Figure 27. On Leakage














ADG5208/ADG5209






Figure 33. Address to Output Switching Times, tTRANSITION









Figure 35. Enable Delay, ton (EN), toff (EN)





TERMINOLOGY

\mathbf{I}_{DD}

IDD represents the positive supply current.

Iss

Iss represents the negative supply current.

VD, Vs

 $V_{\rm D}$ and $V_{\rm S}$ represent the analog voltage on Terminal D and Terminal S, respectively.

Ron

 $R_{\rm ON}$ is the ohmic resistance between Terminal D and Terminal S.

ΔR_{ON}

 $\Delta R_{\rm ON}$ represents the difference between the $R_{\rm ON}$ of any two channels.

R_{FLAT (ON)}

Flatness that is defined as the difference between the maximum and minimum value of on resistance measured over the specified analog signal range is represented by R_{FLAT (ON)}.

Is (Off)

 $I_{\text{S}}\left(\text{Off}\right)$ is the source leakage current with the switch off.

I_D (Off)

 $I_{\rm D}$ (Off) is the drain leakage current with the switch off.

I_D (On), I_S (On)

 $I_{\rm D}$ (On) and $I_{\rm S}$ (On) represent the channel leakage currents with the switch on.

VINL

 $V_{\mbox{\scriptsize INL}}$ is the maximum input voltage for Logic 0.

VINH

 $V_{\mbox{\scriptsize INH}}$ is the minimum input voltage for Logic 1.

I_{INL}, I_{INH}

 $I_{\rm INL}$ and $I_{\rm INH}$ represent the low and high input currents of the digital inputs.

C_D (Off)

 C_D (Off) represents the off switch drain capacitance, which is measured with reference to ground.

Cs (Off)

C_s (Off) represents the off switch source capacitance, which is measured with reference to ground.

C_D (On), C_S (On)

 C_D (On) and C_S (On) represent on switch capacitances, which are measured with reference to ground.

CIN

CIN represents digital input capacitance.

ton (EN)

 $t_{\rm ON}$ (EN) represents the delay time between the 50% and 90% points of the digital input and switch on condition.

toff (EN)

 t_{OFF} (EN) represents the delay time between the 50% and 90% points of the digital input and switch off condition.

tTRANSITION

 $t_{\rm TRANSITION}$ represents the delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

Break-Before-Make Time Delay (t_D)

 $t_{\rm D}$ represents the off time measured between the 80% point of both switches when switching from one address state to another.

Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

On Response

On response is the frequency response of the on switch.

AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is a measure of the ability of a device to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

TRENCH ISOLATION

In the ADG5208/ADG5209, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors, causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.





Figure 37. Trench Isolation

APPLICATIONS INFORMATION

The low capacitance latch-up immune family of switches and multiplexers provides a robust solution for instrumentation, industrial, automotive, aerospace, and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persist until the power supply is turned off. The ADG5208/ADG5209 high voltage switches allow single-supply operation from 9 V to 40 V and dual-supply operation from ± 9 V to ± 22 V.

OUTLINE DIMENSIONS



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
ADG5208BCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17
ADG5208BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5208BRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5209BCPZ-RL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-16-17
ADG5209BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16
ADG5209BRUZ-RL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	RU-16

 1 Z = RoHS Compliant Part.

NOTES

Data Sheet

NOTES



www.analog.com

©2011–2015 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09917-0-8/15(C)

Rev. C | Page 24 of 24