#### **Ordering Information**

Part Number	Package Option	Packing		
TC6320K6-G	8-Lead DFN (4x4)	3000/Reel 2000/Reel		
TC6320TG-G	8-Lead SOIC			
<u></u>				

-G indicates package is RoHS compliant ('Green')



# **Absolute Maximum Ratings**

Parameter	Value
DRAIN-to-SOURCE voltage	BV <sub>DSS</sub>
DRAIN-to-GATE voltage	BV <sub>DGS</sub>
Operating and storage temperature	-55°C to +150°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied. Continuous operation of the device at the absolute rating level may affect device reliability. All voltages are referenced to device ground.

## **Typical Thermal Resistance**

Package	θ <sub>ja</sub>
8-Lead DFN	44°C/W
8-Lead SOIC	101°C/W


Note:


1.0oz, 4-layer, 3"x4" PCB

#### **Product Summary**

BV <sub>DSS</sub> /	/BV <sub>DGS</sub> /)	R <sub>DS</sub> (max	s(on) :) <b>(Ω)</b>
N-Channel	P-Channel	N-Channel	P-Channel
200	-200	7.0	8.0

# **Pin Configurations**





(top view)


#### Package Marking



Y = Last Digit of Year Sealed W = Code for Week Sealed L = Lot Number

Package may or may not include the following marks: Si or

8-Lead DFN



Package may or may not include the following marks: Si or 🎲

8-Lead SOIC

## **N-Channel Electrical Characteristics** (*T<sub>c</sub>* = 25°C unless otherwise specified)


Sym	Parameter	Min	Тур	Мах	Units	Conditions		
$BV_{DSS}$	DRAIN-to-SOURCE breakdown voltage	200	-	-	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 2.0mA		
$V_{\text{GS(th)}}$	GATE threshold voltage	1.0	-	2.0	V	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$		
$\Delta V_{\text{GS(th)}}$	Change in $V_{_{GS(th)}}$ with temperature	-	-	-4.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = 1.0 \text{mA}$		
$R_{GS}$	GATE-to-SOURCE shunt resistor	10	-	50	kΩ	Ι <sub>GS</sub> = 100μΑ		
$VZ_{GS}$	GATE-to-SOURCE Zener voltage	13.2	-	25	V	I <sub>GS</sub> = 2.0mA		
		-	-	10.0	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V		
I <sub>DSS</sub>	Zero GATE voltage DRAIN current	-	-	1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$		
	On-state DRAIN current	1.0	-	-	A	V <sub>GS</sub> = 4.5V, V <sub>DS</sub> = 25V		
I <sub>D(ON)</sub>	On-state DRAIN current	2.0	-	-	A	V <sub>GS</sub> = 10V, V <sub>DS</sub> = 25V		
D	Static DRAIN-to-SOURCE on-state	-	-	8.0	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 150mA		
$R_{DS(ON)}$	resistance	-	-	7.0	12	V <sub>GS</sub> = 10V, I <sub>D</sub> = 1.0A		
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	1.0	%/ºC	V <sub>GS</sub> = 4.5V, I <sub>D</sub> =150mA		
$G_{_{FS}}$	Forward transconductance	400	-	-	mmho	V <sub>DS</sub> = 25V, I <sub>D</sub> = 500mA		
C <sub>ISS</sub>	Input capacitance	-	-	110		V <sub>GS</sub> = 0V,		
C <sub>oss</sub>	Common SOURCE output capacitance	-	-	60	pF	$V_{DS} = 25V,$		
$C_{_{\mathrm{RSS}}}$	Reverse transfer capacitance	-	-	23		f = 1.0MHz		
$t_{d(ON)}$	Turn-on delay time	-	-	10				
t <sub>r</sub>	Rise time	-	-	15	nc	$V_{DD} = 25V,$		
$t_{d(OFF)}$	Turn-off delay time	-	-	20	ns	$I_{D}^{D} = 1.0A,$ $R_{GEN} = 25\Omega$		
t <sub>r</sub>	Fall time	-	-	15				
$V_{\rm SD}$	Diode forward voltage drop	-	-	1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA		
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 500mA		

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

2. All A.C. parameters sample tested.

# **N-Channel Switching Waveforms and Test Circuit**




Sym	Parameter	Min	Тур	Max	Units	Conditions		
$BV_{DSS}$	DRAIN-to-SOURCE breakdown voltage	-200	-	-	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = -2.0mA		
$V_{GS(th)}$	GATE threshold voltage	-1.0	-	-2.4	V	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$		
$\Delta V_{\text{GS(th)}}$	Change in $V_{_{GS(th)}}$ with temperature	-	-	4.5	mV/ºC	$V_{GS} = V_{DS}, I_{D} = -1.0 \text{mA}$		
$R_{GS}$	GATE-to-SOURCE shunt resistor	10	-	50	kΩ	Ι <sub>GS</sub> = 100μΑ		
$VZ_{GS}$	GATE-to-SOURCE Zener voltage	13.2	-	25	V	I <sub>GS</sub> = -2mA		
		-	-	-10	μA	$V_{DS}$ = Max rating, $V_{GS}$ = 0V		
I <sub>DSS</sub>	Zero GATE voltage DRAIN current	-	-	-1.0	mA	$V_{DS} = 0.8$ Max Rating, $V_{GS} = 0V$ , $T_A = 125^{\circ}C$		
1		-1.0	-	-	^	V <sub>GS</sub> = -4.5V, V <sub>DS</sub> = -25V		
I <sub>D(ON)</sub>	On-state DRAIN current	-2.0	-	-	A	V <sub>GS</sub> = -10V, V <sub>DS</sub> = -25V		
D	Static DRAIN-to-SOURCE on-state resis-	-	-	10	Ω	V <sub>GS</sub> = -4.5V, I <sub>D</sub> = -150mA		
$R_{DS(ON)}$	tance	-	-	8.0	12	V <sub>GS</sub> = -10V, I <sub>D</sub> = -1.0A		
$\Delta R_{\rm DS(ON)}$	Change in $R_{DS(ON)}$ with temperature	-	-	1.0	%/°C	V <sub>GS</sub> = -10V, I <sub>D</sub> =-200mA		
$G_{FS}$	Forward transconductance	400	-	-	mmho	$V_{_{\rm DS}}$ = -25V, I $_{_{\rm D}}$ = -500mA		
C <sub>ISS</sub>	Input capacitance	-	-	200		V = 0V.		
C <sub>oss</sub>	Common SOURCE output capacitance	-	-	55	pF	$V_{GS} = 0V,$ $V_{DS} = -25V,$		
C <sub>RSS</sub>	Reverse transfer capacitance	-	-	30		f = 1.0MHz		
t <sub>d(ON)</sub>	Turn-on delay time	-	-	10				
t <sub>r</sub>	Rise time	-	-	15	ne	$V_{DD} = -25V,$		
$t_{d(OFF)}$	Turn-off delay time	-	-	20	ns	I <sub>D</sub> = -1.0A, R <sub>GEN</sub> = 25Ω		
t <sub>r</sub>	Fall time	-	-	15				
$V_{SD}$	Diode forward voltage drop	-	-	-1.8	V	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA		
t <sub>rr</sub>	Reverse recovery time	-	300	-	ns	V <sub>GS</sub> = 0V, I <sub>SD</sub> = -500mA		

Notes:

1. All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)


2. All A.C. parameters sample tested.

# P-Channel Switching Waveforms and Test Circuit



# TC6320

## 8-Lead DFN Package Outline (K6) 4.00x4.00mm body, 1.00mm height (max), 1.00mm pitch (dual pad)



#### Notes:

- 1. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.
- 2. Depending on the method of manufacturing, a maximum of 0.15mm pullback (L1) may be present.
- 3. The inner tip of the lead may be either rounded or square.


Symbo	ol	Α	A1	<b>A</b> 3	b	D	D2	Е	E2	е	K1	L	L1	θ
	MIN	0.80	0.00	0.20 REF	0.25	3.90	1.35	3.90	1.35	1.00 BSC	0.50 REF	0.40	0.00	0°
Dimension (mm)	NOM	0.90	-		0.30	4.00	1.45	4.00	1.45			0.50	-	-
()	MAX			0.35	4.10	1.55	4.10	1.55			0.60	0.15	14 <sup>0</sup>	

Drawings not to scale

Supertex Doc. #: DSPD-8DFNK64x4P100, Version C010813

Downloaded from Arrow.com.

# 8-Lead SOIC (Narrow Body) Package Outline (TG) 4.90x3.90mm body, 1.75mm height (max), 1.27mm pitch



Note:

1. This chamfer feature is optional. A Pin 1 identifier must be located in the index area indicated. The Pin 1 identifier can be: a molded mark/identifier; an embedded metal marker; or a printed indicator.

Symbo	1	Α	<b>A</b> 1	A2	b	D	E	E1	е	h	L	L1	L2	θ	θ1
	MIN	1.35*	0.10	1.25	0.31	4.80*	5.80*	3.80*		0.25	0.40			<b>0</b> 0	5 <sup>0</sup>
Dimension (mm)	NOM	-	-	-	-	4.90	6.00	3.90	1.27 BSC 0	-	-	1.04 REF	0.25 BSC	-	-
	MAX	1.75	0.25	1.65*	0.51	5.00*	6.20*	4.00*		0.50	1.27		200	<b>8</b> 0	15 <sup>0</sup>

JEDEC Registration MS-012, Variation AA, Issue E, Sept. 2005.

\* This dimension is not specified in the JEDEC drawing.

Drawings are not to scale.

Supertex Doc. #: DSPD-8SOLGTG, Version 1041309.

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>http://www.supertex.com/packaging.html</u>.)

**Supertex inc.** does not recommend the use of its products in life support applications, and will not knowingly sell them for use in such applications unless it receives an adequate "product liability indemnification insurance agreement." **Supertex inc.** does not assume responsibility for use of devices described, and limits its liability to the replacement of the devices determined defective due to workmanship. No responsibility is assumed for possible omissions and inaccuracies. Circuitry and specifications are subject to change without notice. For the latest product specifications refer to the **Supertex inc.** (website: http://www.supertex.com)

©2013 Supertex inc. All rights reserved. Unauthorized use or reproduction is prohibited.

