
2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

FIGURE 2. PIN OUT ASSIGNMENT



ORDERING INFORMATION

| PART NUMBER | PACKAGE | OPERATING TEMPERATURE RANGE | DEVICE STATUS |
|---------------|--------------|--------------------------------|---------------|
| ST16C554CQ64 | 64-Lead LQFP | 0°C to +70°C | Active |
| ST16C554DCQ64 | 64-Lead LQFP | 0°C to +70°C | Active |
| ST16C554DIQ64 | 64-Lead LQFP | -40°C to +85°C | Active |
| ST16C554DCJ68 | 68-Lead PLCC | 0°C to +70°C | Active |
| ST16C554DIJ68 | 68-Lead PLCC | -40°C to +85°C | Active |
| ST68C554CJ68 | 68-Lead PLCC | 0°C to +70°C | Active |
| ST68C554IJ68 | 68-Lead PLCC | -40°C to +85°C | Active |





2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

PIN DESCRIPTIONS

Pin Description

| NAME | 64-LQFP Pin # | 68-PLCC Pin# | Түре | DESCRIPTION |
|----------------|------------------|-----------------|------|---|
| DATA BUS | INTERFAC | E | | |
| A2 | 22 | 32 | Ι | Address data lines [2:0]. These 3 address lines select one of the internal regis- |
| A1 | 23 | 33 | | ters in UART channel A-D during a data bus transaction. |
| A0 | 24 | 34 | | |
| D7 | 60 | 5 | I/O | Data bus lines [7:0] (bidirectional). |
| D6 | 59 | 4 | | |
| D5 | 58 | 3 | | |
| D4 | 57 | 2 | | |
| D3 | 56 | 1 | | |
| D2 | 55 | 68 | | |
| D1 | 54 | 67 | | |
| D0 | 53 | 66 | | |
| IOR# (VCC) | 40 | 52 | I | When 16/68# pin is HIGH, the Intel bus interface is selected and this input becomes read strobe (active low). The falling edge instigates an internal read cycle and retrieves the data byte from an internal register pointed by the address lines [A2:A0], puts the data byte on the data bus to allow the host processor to read it on the rising edge. When 16/68# pin is LOW, the Motorola bus interface is selected and this input is not used and should be connected to VCC. |
| IOW# (R/W#) | 9 | 18 | I | When 16/68# pin is HIGH, it selects Intel bus interface and this input becomes write strobe (active low). The falling edge instigates the internal write cycle and the rising edge transfers the data byte on the data bus to an internal register pointed by the address lines. When 16/68# pin is LOW, the Motorola bus interface is selected and this input becomes read (HIGH) and write (LOW) signal. |
| CSA# (CS#) | 7 | 16 | I | When 16/68# pin is HIGH, this input is chip select A (active low) to enable chan- nel A in the device. When 16/68# pin is LOW, this input becomes the chip select (active low) for the Motorola bus interface. |
| CSB# (A3) | 11 | 20 | I | When 16/68# pin is HIGH, this input is chip select B (active low) to enable chan- nel B in the device. When 16/68# pin is LOW, this input becomes address line A3 which is used for channel selection in the Motorola bus interface. |
| CSC# (A4) | 38 | 50 | I | When 16/68# pin is HIGH, this input is chip select C (active low) to enable chan- nel C in the device. When 16/68# pin is LOW, this input becomes address line A4 which is used for channel selection in the Motorola bus interface. |
| CSD# (VCC) | 42 | 54 | I | When 16/68# pin is HIGH, this input is chip select D (active low) to enable chan- nel D in the device. When 16/68# pin is LOW, this input is not used and should be connected VCC. |

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



Pin Description

| NAME | 64-LQFP Pin # | 68-PLCC PIN# | Түре | DESCRIPTION |
|----------------------------------|----------------------|----------------------|-----------|--|
| INTA (IRQ#) | 6 | 15 | O (OD) | When 16/68# pin is HIGH for Intel bus interface, this ouput becomes channel A interrupt output. The output state is defined by the user and through the software setting of MCR[3]. INTA is set to the active mode when MCR[3] is set to a logic 1. INTA is set to the three state mode when MCR[3] is set to a logic 0 (default). See MCR[3]. When 16/68# pin is LOW for Motorola bus interface, this output becomes device interrupt output (active low, open drain). An external pull-up resistor is required for proper operation. |
| INTB INTC INTD (N.C.) | 12 37 43 | 21 49 55 | 0 | When 16/68# pin is HIGH for Intel bus interface, these ouputs become the inter- rupt outputs for channels B, C, and D. The output state is defined by the user through the software setting of MCR[3]. The interrupt outputs are set to the active mode when MCR[3] is set to a logic 1 and are set to the three state mode when MCR[3] is set to a logic 0 (default). See MCR[3]. When 16/68# pin is LOW for Motorola bus interface, these outputs are unused and will stay at logic zero level. Leave these outputs unconnected. |
| INTSEL | - | 65 | I | Interrupt Select (active high, input with internal pull-down). When 16/68# pin is HIGH for Intel bus interface, this pin can be used in conjunc- tion with MCR bit-3 to enable or disable the INT A-D pins or override MCR bit-3 and enable the interrupt outputs. Interrupt outputs are enabled continuously when this pin is HIGH. MCR bit-3 enables and disables the interrupt output pins. In this mode, MCR bit-3 is set to a logic 1 to enable the continuous output. See MCR bit-3 description for full detail. <u>This pin must be LOW in the Motorola bus interface mode</u> . For the 64 pin packages, this pin is bonded to VCC inter- nally in the ST16C554DCQ64 so the INT outputs operate in the continuous interrupt mode. This pin is bonded to GND internally in the ST16C554CQ64 and therefore requires setting MCR bit-3 for enabling the interrupt output pins. |
| TXRDY# | - | 39 | 0 | Transmitter Ready (active low). This output is a logically ANDed status of TXRDY# A-D. See Table 5. If this output is unused, leave it unconnected. |
| RXRDY# | - | 38 | 0 | Receiver Ready (active low). This output is a logically ANDed status of RXRDY# A-D. See Table 5. If this output is unused, leave it unconnected. |
| MODEM O | R SERIAL I | /O INTERF | ACE | |
| TXA TXB TXC TXD | 8 10 39 41 | 17 19 51 53 | 0 | UART channels A-D Transmit Data and infrared transmit data. In this mode, the TX signal will be HIGH during reset, or idle (no data). |
| RXA RXB RXC RXD | 62 20 29 51 | 7 29 41 63 | Ι | UART channel A-D Receive Data. Normal receive data input must idle HIGH. |
| RTSA# RTSB# RTSC# RTSD# | 5 13 36 44 | 14 22 48 56 | 0 | UART channels A-D Request-to-Send (active low) or general purpose output. If these outputs are not used, leave them unconnected. |
| CTSA# CTSB# CTSC# CTSD# | 2 16 33 47 | 11 25 45 59 | Ι | UART channels A-D Clear-to-Send (active low) or general purpose input. These inputs should be connected to VCC when not used. |



2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

Pin Description

| NAME | 64-LQFP Pin # | 68-PLCC Pin# | Түре | DESCRIPTION | | | | |
|-------------------|-------------------|-------------------|------|---|--|--|--|--|
| DTRA# | 3 | 12 | 0 | UART channels A-D Data-Terminal-Ready (active low) or general purpose out- | | | | |
| DTRB# | 15 | 24 | | put. If these outputs are not used, leave them unconnected. | | | | |
| DTRC# | 34 | 46 | | | | | | |
| DTRD# | 46 | 58 | | | | | | |
| DSRA# | 1 | 10 | Ι | UART channels A-D Data-Set-Ready (active low) or general purpose input. This | | | | |
| DSRB# | 17 | 26 | | input should be connected to VCC when not used. This input has no effect the UART. | | | | |
| DSRC# | 32 | 44 | | the UART. | | | | |
| DSRD# | 48 | 60 | | | | | | |
| CDA# | 64 | 9 | Ι | UART channels A-D Carrier-Detect (active low) or general purpose input. This | | | | |
| CDB# | 18 | 27 | | input should be connected to VCC when not used. This input has no effect on | | | | |
| CDC# | 31 | 43 | | the UART. | | | | |
| CDD# | 49 | 61 | | | | | | |
| RIA# | 63 | 8 | | UART channels A-D Ring-Indicator (active low) or general purpose input. This | | | | |
| RIB# | 19 | 28 | | input should be connected to VCC when not used. This input has no effect on | | | | |
| RIC# | 30 | 42 | | the UART. | | | | |
| RID# | 50 | 62 | | | | | | |
| ANCILLAR | ANCILLARY SIGNALS | | | | | | | |
| XTAL1 | 25 | 35 | Ι | Crystal or external clock input. | | | | |
| XTAL2 | 26 | 36 | 0 | Crystal or buffered clock output. | | | | |
| 16/68# | - | 31 | Ι | Intel or Motorola Bus Select (input with internal pull-up). When 16/68# pin is HIGH, 16 or Intel Mode, the device will operate in the Intel bus type of interface. When 16/68# pin is LOW, 68 or Motorola mode, the device will operate in the Motorola bus type of interface. Motorola bus interface is not available on the 64 pin package. | | | | |
| RESET (RESET#) | 27 | 37 | I | When 16/68# pin is HIGH for Intel bus interface, this input becomes the Reset pin (active high). In this case, a 40 ns minimum HIGH pulse on this pin will reset the internal registers and all outputs. The UART transmitter output will be held HIGH, the receiver input will be ignored and outputs are reset during reset period (Table 13). When 16/68# pin is at LOW for Motorola bus interface, this input becomes Reset# pin (active low). This pin functions similarly, but instead of a HIGH pulse, a 40 ns minimum LOW pulse will reset the internal registers and outputs. Motorola bus interface is not available on the 64 pin package. | | | | |
| VCC | 4, 21, 35, 52 | 13, 30, 47, 64 | Pwr | 2.97V to 5.5V power supply. | | | | |
| GND | 14, 28, 45, 61 | 6, 23, 40, 57 | Pwr | Power supply common, ground. | | | | |
| N.C. | - | - | | No Connection. These pins are not used in either the Intel or Motorola bus modes. | | | | |

Pin type: I=Input, O=Output, I/O= Input/output, OD=Output Open Drain.

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



1.0 PRODUCT DESCRIPTION

The ST16C554 (554) integrates the functions of 4 enhanced 16C550 Universal Asynchrounous Receiver and Transmitter (UART). Each UART is independently controlled and has its own set of device configuration registers. The configuration registers set is 16550 UART compatible for control, status and data transfer. Additionally, each UART channel has 16 bytes of transmit and receive FIFOs, programmable baud rate generator and data rate up to 1.5 Mbps at 5V. The ST16C554 can operate from 2.97 to 5.5 volts. The 554 is fabricated with an advanced CMOS process.

Enhanced FIFO

The 554 QUART provides a solution that supports 16 bytes of transmit and receive FIFO memory, instead of one byte in the ST16C454. The 554 is designed to work with high performance data communication systems, that require fast data processing time. Increased performance is realized in the 554 by the larger transmit and receive FIFOs and Receiver FIFO trigger level control. This allows the external processor to handle more networking tasks within a given time. This increases the service interval giving the external CPU additional time for other applications and reducing the overall UART interrupt servicing time.

Data Bus Interface, Intel or Motorola Type

The 554 provides a single host interface for all 4 UARTs and supports Intel or Motorola microprocessor (CPU) data bus interface. The Intel bus compatible interface allows direct interconnect to Intel compatible type of CPUs using IOR#, IOW# and CSA#, CSB#, CSC# and CSD# inputs for data bus operation. The Motorola bus compatible interface instead uses the R/W#, CS#, A3 and A4 signals for data bus transactions. Few data bus interface signals change their functions depending on user's selection, see pin description for details. The Intel and Motorola bus interface selection is made through the 16/68# (pin 31 of the PLCC package).

Data Rate

The 554 is capable of operation up to 1.5 Mbps at 5V. The device can operate at 5V with a crystal or external clock of up to 24 MHz. With a typical crystal of 14.7456 MHz and through a software option, the user can set the sampling rate for data rates of up to 921.6 Kbps.

Enhanced Features

The rich feature set of the 554 is available through the internal registers. Selectable receive FIFO trigger levels, programmable baud rates, infrared encoder/decoder interface and modem interface controls are all standard features. In the 16 mode INTSEL and MCR bit-3 can be configured to provide a software controlled or continuous interrupt capability. For backward compatibility to the ST16C554, the 64-pin LQFP does not have the INTSEL pin. Instead, two different LQFP packages are offered. The ST16C554DIV operates in the continuous interrupt enable mode by internally bonding INTSEL to VCC. The ST16C554IV operates in conjunction with MCR bit-3 by internally bonding INTSEL to GND.



2.0 FUNCTIONAL DESCRIPTIONS

2.1 CPU Interface

The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and write transactions. The 554 data interface supports the Intel compatible types of CPUs and it is compatible to the industry standard 16C550 UART. No clock (oscillator nor external clock) is required for a data bus transaction. Each bus cycle is asynchronous using CS# A-D, IOR# and IOW# or CS#, R/W#, A4 and A3 inputs. All four UART channels share the same data bus for host operations. A typical data bus interconnection for Intel and Motorola mode is shown in Figure 3.




FIGURE 3. ST16C554 TYPICAL INTEL/MOTOROLA DATA BUS INTERCONNECTIONS

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



2.2 Device Reset

The RESET input resets the internal registers and the serial interface outputs in all channels to their default state (see Table 13). An active high pulse of longer than 40 ns duration will be required to activate the reset function in the device. Following a power-on reset or an external reset, the 554 is software compatible with previous generation of UARTs, 16C454 and 16C554.

2.3 Channel Selection

The UART provides the user with the capability to bi-directionally transfer information between an external CPU and an external serial communication device. During Intel Bus Mode (16/68# pin is connected to VCC), a logic 0 on chip select pins, CSA#, CSB#, CSC# or CSD# allows the user to select UART channel A, B, C or D to configure, send transmit data and/or unload receive data to/from the UART. Selecting all four UARTs can be useful during power up initialization to write to the same internal registers, but do not attempt to read from all four uarts simultaneously. Individual channel select functions are shown in Table 1.

| CSA# | CSB# | CSC# | CSD# | FUNCTION |
|------|------|------|------|-----------------------|
| 1 | 1 | 1 | 1 | UART de-selected |
| 0 | 1 | 1 | 1 | Channel A selected |
| 1 | 0 | 1 | 1 | Channel B selected |
| 1 | 1 | 0 | 1 | Channel C selected |
| 1 | 1 | 1 | 0 | Channel D selected |
| 0 | 0 | 0 | 0 | Channels A-D selected |

TABLE 1: CHANNEL A-D SELECT IN 16 MODE

During Motorola Bus Mode (16/68# pin is connected to GND), the package interface pins are configured for connection with Motorola, and other popular microprocessor bus types. In this mode the 554 decodes two additional addresses, A3 and A4, to select one of the four UART ports. The A3 and A4 address decode function is used only when in the Motorola Bus Mode. See Table 2.

| CS# | A4 | A3 | FUNCTION |
|-----|----|----|--------------------|
| 1 | Х | Х | UART de-selected |
| 0 | 0 | 0 | Channel A selected |
| 0 | 0 | 1 | Channel B selected |
| 0 | 1 | 0 | Channel C selected |
| 0 | 1 | 1 | Channel D selected |

TABLE 2: CHANNEL A-D SELECT IN 68 MODE



2.4 Channels A-D Internal Registers

Each UART channel in the 554 has a set of enhanced registers for controlling, monitoring and data loading and unloading. The configuration register set is compatible to those already available in the standard single 16C550. These registers function as data holding registers (THR/RHR), interrupt status and control registers (ISR/IER), a FIFO control register (FCR), receive line status and control registers (LSR/LCR), modem status and control registers (MSR/MCR), programmable data rate (clock) divisor registers (DLL/DLM), and a user accessible scratchpad register (SPR). All the register functions are discussed in full detail later in "Section **3.0**, UART INTERNAL REGISTERS" on page 15.

2.5 INT Ouputs for Channels A-D

The interrupt outputs change according to the operating mode and enhanced features setup. Table 3 and 4 summarize the operating behavior for the transmitter and receiver. Also see Figure 17 through 22.

| | | FCR BIT-0 = 0 | FCR BIT-0 = 1 (FIFO ENABLED) | | | |
|-----|------------------|---|--------------------------------------|--|--|--|
| | | (FIFO DISABLED) | FCR Bit-3 = 0 (DMA Mode Disabled) | FCR Bit-3 = 1 (DMA Mode Enabled) | | |
| INT | ⁻ Pin | LOW = a byte in THR HIGH = THR empty | | LOW = FIFO above trigger level HIGH = FIFO below trigger level or FIFO empty | | |

TABLE 3: INT PIN OPERATION FOR TRANSMITTER FOR CHANNELS A-D

TABLE 4: INT PIN OPERATION FOR RECEIVER FOR CHANNELS A-D

| | FCR BIT-0 = 0 (FIFO DISABLED) | FCR BIT-0 = 1 (FIFO ENABLED) | | | | |
|---------|----------------------------------|---|---|--|--|--|
| | | FCR Bit-3 = 0 (DMA Mode Disabled) | FCR Bit-3 = 1 (DMA Mode Enabled) | | | |
| INT Pin | LOW = no data HIGH = 1 byte | LOW = FIFO below trigger level HIGH = FIFO above trigger level | LOW = FIFO below trigger level HIGH = FIFO above trigger level | | | |

2.6 DMA Mode

The device does not support direct memory access. The DMA Mode (a legacy term) in this document does not mean "direct memory access" but refers to data block transfer operation. The DMA mode affects the state of the RXRDY# A-D and TXRDY# A-D output pins. The transmit and receive FIFO trigger levels provide additional flexibility to the user for block mode operation. The LSR bits 5-6 provide an indication when the transmitter is empty or has an empty location(s) for more data. The user can optionally operate the transmit and receive FIFO in the DMA mode (FCR bit-3 = 1). When the transmit and receive FIFOs are enabled and the DMA mode is disabled (FCR bit-3 = 0), the 554 is placed in single-character mode for data transmit or receive operation. When DMA mode is enabled (FCR bit-3 = 1), the user takes advantage of block mode operation by

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

loading or unloading the FIFO in a block sequence determined by the programmed trigger level. The following table show their behavior. Also see Figure 17 through 22.


| Pins | FCR BIT-0=0 (FIFO DISABLED) | FCR BIT-0=1 (FIFO ENABLED) | | | | | | FCR Bit-0=1 (FIFO ENABLED) | | | |
|--------|---------------------------------------|--|--|--|--|--|--|----------------------------|--|--|--|
| | | FCR BIT-3 = 0 (DMA MODE DISABLED) | FCR BIT-3 = 1 (DMA MODE ENABLED) | | | | | | | | |
| RXRDY# | LOW = 1 byte HIGH = no data | LOW = at least 1 byte in FIFO HIGH = FIFO empty | HIGH to LOW transition when FIFO reaches the trigger level, or timeout occurs LOW to HIGH transition when FIFO empties | | | | | | | | |
| TXRDY# | LOW = THR empty HIGH = byte in THR | LOW = FIFO empty HIGH = at least 1 byte in FIFO | LOW = FIFO has at least 1 empty location HIGH = FIFO is full | | | | | | | | |

TABLE 5: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE FOR CHANNELS A-D

2.7 Crystal Oscillator or External Clock Input

The 554 includes an on-chip oscillator (XTAL1 and XTAL2) to produce a clock for both UART sections in the device. <u>The CPU data bus does not require this clock for bus operation</u>. The crystal oscillator provides a system clock to the Baud Rate Generators (BRG) section found in each of the UART. XTAL1 is the input to the oscillator or external clock buffer input with XTAL2 pin being the output. For programming details, see "Section 2.8, Programmable Baud Rate Generator" on page 10.

FIGURE 4. TYPICAL CRYSTAL CONNECTIONS



The on-chip oscillator is designed to use an industry standard microprocessor crystal (parallel resonant, fundamental frequency with 10-22 pF capacitance load, ESR of 20-120 ohms and 100ppm frequency tolerance) connected externally between the XTAL1 and XTAL2 pins. Typical oscillator connections are shown in **Figure 4**. Alternatively, an external clock can be connected to the XTAL1 pin to clock the internal baud rate generator for standard or custom rates. For further reading on oscillator circuit please see application note DAN108 on EXAR's web site.

2.8 Programmable Baud Rate Generator

Each UART has its own Baud Rate Generator (BRG) for the transmitter and receiver. The BRG further divides this clock by a programmable divisor between 1 and $(2^{16} - 1)$ to obtain a 16X sampling rate clock of the serial data rate. The sampling rate clock is used by the transmitter for data bit shifting and receiver for data sampling. The BRG divisor is unknown (DLL = 0xXX and DLM = 0xXX) and should be initialized after power up. Programming the Baud Rate Generator Registers DLL and DLM provides the capability for selecting the operating data rate. Table 6 shows the standard data rates available with a 14.7456MHz crystal or external clock.





FIGURE 5. BAUD RATE GENERATOR




TABLE 6: TYPICAL DATA RATES WITH A 14.7456 MHz CRYSTAL OR EXTERNAL CLOCK

| OUTPUT Data Rate MCR Bit-7=1 | OUTPUT Data Rate MCR Bit-7=0 (DEFAULT) | Divisor For 16x Clock (Decimal) | | DLM Program Value (HEX) | DLL Program Value (HEX) | Data Rate Error (%) |
|---------------------------------|--|------------------------------------|-----|-------------------------------|-------------------------------|------------------------|
| 100 | 400 | 2304 | 900 | 09 | 00 | 0 |
| 600 | 2400 | 384 | 180 | 01 | 80 | 0 |
| 1200 | 4800 | 192 | C0 | 00 | C0 | 0 |
| 2400 | 9600 | 96 | 60 | 00 | 60 | 0 |
| 4800 | 19.2k | 48 | 30 | 00 | 30 | 0 |
| 9600 | 38.4k | 24 | 18 | 00 | 18 | 0 |
| 19.2k | 76.8k | 12 | 0C | 00 | 0C | 0 |
| 38.4k | 153.6k | 6 | 06 | 00 | 06 | 0 |
| 57.6k | 230.4k | 4 | 04 | 00 | 04 | 0 |
| 115.2k | 460.8k | 2 | 02 | 00 | 02 | 0 |
| 230.4k | 921.6k | 1 | 01 | 00 | 01 | 0 |

2.9 Transmitter

The transmitter section comprises of an 8-bit Transmit Shift Register (TSR) and 16 bytes of FIFO which includes a byte-wide Transmit Holding Register (THR). TSR shifts out every data bit with the 16X internal sampling clock. A bit time is 16X clock periods. The transmitter sends the start-bit followed by the number of data bits, inserts the proper parity-bit if enabled, and adds the stop-bit(s). The status of the FIFO and TSR are reported in the Line Status Register (LSR bit-5 and bit-6).

2.9.1 Transmit Holding Register (THR) - Write Only

The transmit holding register is an 8-bit register providing a data interface to the host processor. The host writes transmit data byte to the THR to be converted into a serial data stream including start-bit, data bits, parity-bit and stop-bit(s). The least-significant-bit (Bit-0) becomes first data bit to go out. The THR is the input register to the transmit FIFO of 16 bytes when FIFO operation is enabled by FCR bit-0. Every time a write operation is made to the THR, the FIFO data pointer is automatically bumped to the next sequential data location.




2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

2.9.2 Transmitter Operation in non-FIFO Mode

The host loads transmit data to THR one character at a time. The THR empty flag (LSR bit-5) is set when the data byte is transferred to TSR. THR flag can generate a transmit empty interrupt (ISR bit-1) when it is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR becomes completely empty.






2.9.3 Transmitter Operation in FIFO Mode

The host may fill the transmit FIFO with up to 16 bytes of transmit data. The THR empty flag (LSR bit-5) is set whenever the FIFO is empty. The THR empty flag can generate a transmit empty interrupt (ISR bit-1) when the FIFO becomes empty. The transmit empty interrupt is enabled by IER bit-1. The TSR flag (LSR bit-6) is set when TSR/FIFO becomes empty.





2.10 Receiver


The receiver section contains an 8-bit Receive Shift Register (RSR) and 16 bytes of FIFO which includes a byte-wide Receive Holding Register (RHR). The RSR uses the 16X clock for timing. It verifies and validates every bit on the incoming character in the middle of each data bit. On the falling edge of a start or false start bit, an internal receiver counter starts counting at the 16X clock rate. After 8 clocks the start bit period should be at the center of the start bit. At this time the start bit is sampled and if it is still LOW it is validated. Evaluating the start bit in this manner prevents the receiver from assembling a false character. The rest of the data bits and stop bits are sampled and validated in this same manner to prevent false framing. If there were any error(s), they are reported in the LSR register bits 2-4. Upon unloading the receive data byte from RHR, the receive FIFO pointer is bumped and the error tags are immediately updated to reflect the status of the data byte in RHR register. RHR can generate a receive data ready interrupt upon receiving a character or delay until it reaches the FIFO trigger level. Furthermore, data delivery to the host is guaranteed by a receive data ready time-out interrupt when data is not received for 4 word lengths as defined by LCR[1:0] plus 12 bits time. This is equivalent to 3.7-4.6 character times. The RHR interrupt is enabled by IER bit-0. See Figure 8 and Figure 9.




2.10.1 Receive Holding Register (RHR) - Read-Only

The Receive Holding Register is an 8-bit register that holds a receive data byte from the Receive Shift Register. It provides the receive data interface to the host processor. The RHR register is part of the receive FIFO of 16 bytes by 11-bit wide, the 3 extra bits are for the 3 error tags to be reported in LSR register. When the FIFO is enabled by FCR bit-0, the RHR contains the first data character received by the FIFO. After the RHR is read, the next character byte is loaded into the RHR and the errors associated with the current data byte are immediately updated in the LSR bits 2-4.










2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



2.11 Internal Loopback

The 554 UART provides an internal loopback capability for system diagnostic purposes. The internal loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions operate normally. Figure 10 shows how the modem port signals are re-configured. Transmit data from the transmit shift register output is internally routed to the receive shift register input allowing the system to receive the same data that it was sending. The TX pin is held HIGH or mark condition while RTS# and DTR# are de-asserted, and CTS#, DSR# CD# and RI# inputs are ignored. Caution: the RX input must be held HIGH during loopback test else upon exiting the loopback test the UART may detect and report a false "break" signal.







3.0 UART INTERNAL REGISTERS

Each UART channel in the 554 has its own set of configuration registers selected by address lines A0, A1 and A2 with a specific channel selected (See Table 1 and Table 2). The complete register set is shown on Table 7 and Table 8.

| A2,A1,A0 Addresses | REGISTER | READ/WRITE | COMMENTS | | | | | | | |
|--------------------|---|-------------------------|--------------|--|--|--|--|--|--|--|
| | 16C550 COMPATIBLE REGISTERS | | | | | | | | | |
| 0 0 0 | RHR - Receive Holding Register THR - Transmit Holding Register | LCR[7] = 0 | | | | | | | | |
| 0 0 0 | DLL - Divisor LSB | Read/Write | LCR[7] = 1 | | | | | | | |
| 0 0 1 | DLM - Divisor MSB | | | | | | | | | |
| 0 0 1 | IER - Interrupt Enable Register | Read/Write | | | | | | | | |
| 0 1 0 | ISR - Interrupt Status Register FCR - FIFO Control Register | Read-only Write-only | LCR[7] = 0 | | | | | | | |
| 0 1 1 | LCR - Line Control Register | Read/Write | | | | | | | | |
| 1 0 0 | MCR - Modem Control Register | Read/Write | | | | | | | | |
| 1 0 1 | LSR - Line Status Register | Read-only | LCR[7] = 0 | | | | | | | |
| 1 1 0 | MSR - Modem Status Register | Read-only | - LCR[/] = 0 | | | | | | | |
| 1 1 1 | SPR - Scratch Pad Register | Read/Write | | | | | | | | |

TABLE 7: UART CHANNEL A AND B UART INTERNAL REGISTERS

Δ

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

| 9/ 10 | 5.5V Q | JAD UA | | 10-0110 | | | | | | | REV. 4.0.1 |
|--|-------------|----------------|-------------------------------|-----------------------|---------------|-------------------------------|-----------------------------------|------------------------------------|------------------------------|------------------------------|------------|
| TABLE 8: INTERNAL REGISTERS DESCRIPTION. | | | | | | | | | | | |
| Address A2-A0 | Reg Name | Read/ Write | Віт-7 | Віт-6 | Віт-5 | Віт-4 | Віт-3 | Віт-2 | Віт-1 | Віт-0 | COMMENT |
| 16C550 Compatible Registers | | | | | | | | | | | |
| 000 | RHR | RD | Bit-7 | Bit-6 | Bit-5 | Bit-4 | Bit-3 | Bit-2 | Bit-1 | Bit-0 | |
| 000 | THR | WR | Bit-7 | Bit-6 | Bit-5 | Bit-4 | Bit-3 | Bit-2 | Bit-1 | Bit-0 | |
| 001 | IER | RD/WR | 0 | 0 | 0 | 0 | Modem Stat. Int. Enable | RX Line Stat. Int. Enable | TX Empty Int Enable | RX Data Int. Enable | LCR[7] = 0 |
| 010 | ISR | RD | FIFOs Enabled | FIFOs Enabled | 0 | 0 | INT Source Bit-3 | INT Source Bit-2 | INT Source Bit-1 | INT Source Bit-0 | |
| 010 | FCR | WR | RXFIFO Trigger | RXFIFO Trigger | 0 | 0 | DMA Mode Enable | TX FIFO Reset | RX FIFO Reset | FIFOs Enable | |
| 011 | LCR | RD/WR | Divisor Enable | Set TX Break | Set Parity | Even Parity | Parity Enable | Stop Bits | Word Length Bit-1 | Word Length Bit-0 | |
| 100 | MCR | RD/WR | 0 | 0 | 0 | Internal Lopback Enable | INT Output Enable (OP2#) | Rsvd (OP1#) | RTS# Output Control | DTR# Output Control | |
| 101 | LSR | RD/WR | RX FIFO Global Error | THR & TSR Empty | THR Empty | RX Break | RX Framing Error | RX Parity Error | RX Over- run Error | RX Data Ready | LCR[7] = 0 |
| 110 | MSR | RD/WR | CD# Input | RI# Input | DSR# Input | CTS# Input | Delta CD# | Delta RI# | Delta DSR# | Delta CTS# | |
| 111 | SPR | RD/WR | Bit-7 | Bit-6 | Bit-5 | Bit-4 | Bit-3 | Bit-2 | Bit-1 | Bit-0 | |
| | • | - | • | Bau | d Rate G | enerator Di | visor | | | | |
| 000 | DLL | RD/WR | Bit-7 | Bit-6 | Bit-5 | Bit-4 | Bit-3 | Bit-2 | Bit-1 | Bit-0 | LCR[7]=1 |
| 001 | DLM | RD/WR | Bit-7 | Bit-6 | Bit-5 | Bit-4 | Bit-3 | Bit-2 | Bit-1 | Bit-0 | LCR≠0xBF |
| | | | | | | | | | | | |

4.0 INTERNAL REGISTER DESCRIPTIONS

4.1 Receive Holding Register (RHR) - Read- Only

SEE"RECEIVER" ON PAGE 12.

4.2 Transmit Holding Register (THR) - Write-Only

SEE"TRANSMITTER" ON PAGE 11.

4.3 Interrupt Enable Register (IER) - Read/Write

The Interrupt Enable Register (IER) masks the interrupts from receive data ready, transmit empty, line status and modem status registers. These interrupts are reported in the Interrupt Status Register (ISR).



2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

4.3.1 IER versus Receive FIFO Interrupt Mode Operation

When the receive FIFO (FCR BIT-0 = 1) and receive interrupts (IER BIT-0 = 1) are enabled, the RHR interrupts (see ISR bits 2 and 3) status will reflect the following:

- **A.** The receive data available interrupts are issued to the host when the FIFO has reached the programmed trigger level. It will be cleared when the FIFO drops below the programmed trigger level.
- **B.** FIFO level will be reflected in the ISR register when the FIFO trigger level is reached. Both the ISR register status bit and the interrupt will be cleared when the FIFO drops below the trigger level.
- **C.** The receive data ready bit (LSR BIT-0) is set as soon as a character is transferred from the shift register to the receive FIFO. It is reset when the FIFO is empty.

4.3.2 IER versus Receive/Transmit FIFO Polled Mode Operation

When FCR BIT-0 equals a logic 1 for FIFO enable; resetting IER bits 0-3 enables the ST16C554 in the FIFO polled mode of operation. Since the receiver and transmitter have separate bits in the LSR either or both can be used in the polled mode by selecting respective transmit or receive control bit(s).

- A. LSR BIT-0 indicates there is data in RHR or RX FIFO.
- **B.** LSR BIT-1 indicates an overrun error has occurred and that data in the FIFO may not be valid.
- C. LSR BIT 2-4 provides the type of receive data errors encountered for the data byte in RHR, if any.
- D. LSR BIT-5 indicates THR is empty.
- E. LSR BIT-6 indicates when both the transmit FIFO and TSR are empty.
- F. LSR BIT-7 indicates a data error in at least one character in the RX FIFO.

IER[0]: RHR Interrupt Enable

The receive data ready interrupt will be issued when RHR has a data character in the non-FIFO mode or when the receive FIFO has reached the programmed trigger level in the FIFO mode.

- Logic 0 = Disable the receive data ready interrupt (default).
- Logic 1 = Enable the receiver data ready interrupt.

IER[1]: THR Interrupt Enable

This bit enables the Transmit Ready interrupt which is issued whenever the THR becomes empty. If the THR is empty when this bit is enabled, an interrupt will be generated.

- Logic 0 = Disable Transmit Ready interrupt (default).
- Logic 1 = Enable Transmit Ready interrupt.

IER[2]: Receive Line Status Interrupt Enable

If any of the LSR register bits 1, 2, 3 or 4 is a logic 1, it will generate an interrupt to inform the host controller about the error status of the current data byte in FIFO. LSR bit-1 generates an interrupt immediately when an overrun occurs. LSR bits 2-4 generate an interrupt when the character in the RHR has an error.

- Logic 0 = Disable the receiver line status interrupt (default).
- Logic 1 = Enable the receiver line status interrupt.

IER[3]: Modem Status Interrupt Enable

- Logic 0 = Disable the modem status register interrupt (default).
- Logic 1 = Enable the modem status register interrupt.

IER[7:4]: Reserved (Default 0)

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



4.4 Interrupt Status Register (ISR)

The UART provides multiple levels of prioritized interrupts to minimize external software interaction. The Interrupt Status Register (ISR) provides the user with six interrupt status bits. Performing a read cycle on the ISR will give the user the current highest pending interrupt level to be serviced, others are queued up to be serviced next. No other interrupts are acknowledged until the pending interrupt is serviced. The Interrupt Source Table, Table 9, shows the data values (bit 0-3) for the interrupt priority levels and the interrupt sources associated with each of these interrupt levels.

4.4.1 Interrupt Generation:

- LSR is by any of the LSR bits 1, 2, 3 and 4.
- RXRDY is by RX trigger level.
- RXRDY Time-out is by a 4-char plus 12 bits delay timer.
- TXRDY is by THR empty (non-FIFO mode) or TX FIFO empty (FIFO mode).
- MSR is by any of the MSR bits 0, 1, 2 and 3.

4.4.2 Interrupt Clearing:

- LSR interrupt is cleared by a read to the LSR register.
- RXRDY interrupt is cleared by reading data until FIFO falls below the trigger level.
- RXRDY Time-out interrupt is cleared by reading RHR.
- TXRDY interrupt is cleared by a read to the ISR register or by writing to THR.
- MSR interrupt is cleared by a read to the MSR register.

| TABLE 9: INTERRUPT SOURCE AND PRIORITY LEVEL |
|--|
|--|

| PRIORITY | ISR REGISTER STATUS BITS | | | BITS | Source of Interrupt |
|----------|--------------------------|-------|-------|-------|-------------------------------------|
| LEVEL | Віт-3 | Віт-2 | Віт-1 | Віт-0 | |
| 1 | 0 | 1 | 1 | 0 | LSR (Receiver Line Status Register) |
| 2 | 1 | 1 | 0 | 0 | RXRDY (Receive Data Time-out) |
| 3 | 0 | 1 | 0 | 0 | RXRDY (Received Data Ready) |
| 4 | 0 | 0 | 1 | 0 | TXRDY (Transmit Empty) |
| 5 | 0 | 0 | 0 | 0 | MSR (Modem Status Register) |
| - | 0 | 0 | 0 | 1 | None (default) |

ISR[0]: Interrupt Status

- Logic 0 = An interrupt is pending and the ISR contents may be used as a pointer to the appropriate interrupt service routine.
- Logic 1 = No interrupt pending (default condition).

ISR[3:1]: Interrupt Status

These bits indicate the source for a pending interrupt at interrupt priority levels (See Interrupt Source Table 9).

ISR[5:4]: Reserved (Default 0)

ISR[7:6]: FIFO Enable Status

These bits are set to a logic 0 when the FIFOs are disabled. They are set to a logic 1 when the FIFOs are enabled.



FIFO Control Register (FCR) - Write-Only 4.5

This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger levels, and select the DMA mode. The DMA, and FIFO modes are defined as follows:

FCR[0]: TX and RX FIFO Enable

- Logic 0 = Disable the transmit and receive FIFO (default).
- Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are written or they will not be programmed.

FCR[1]: RX FIFO Reset

This bit is only active when FCR bit-0 is a '1'.

- Logic 0 = No receive FIFO reset (default).
- Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not cleared or altered). This bit will return to a logic 0 after resetting the FIFO.

FCR[2]: TX FIFO Reset

This bit is only active when FCR bit-0 is a '1'.

- Logic 0 = No transmit FIFO reset (default).
- Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not cleared or altered). This bit will return to a logic 0 after resetting the FIFO.

FCR[3]: DMA Mode Select

Controls the behavior of the TXRDY# and RXRDY# pins. See DMA operation section for details.

- Logic 0 = Normal Operation (default).
- Logic 1 = DMA Mode.

FCR[5:4]: Reserved (Default 0)

FCR[7:6]: Receive FIFO Trigger Select

(logic 0 = default, RX trigger level =1)

These 2 bits are used to set the trigger level for the receive FIFO. The UART will issue a receive interrupt when the number of the characters in the FIFO crosses the trigger level. Table 10 shows the complete selections.

| TABLE 10: RECEIVE FIFO TRIGGER LEVEL SELECTION |
|--|
|--|

_--- _

| FCR BIT-7 FCR BIT-6 | | RECEIVE TRIGGER LEVEL | | |
|---------------------|---|-----------------------|--|--|
| 0 | 0 | 1 | | |
| 0 1 | | 4 | | |
| 1 0 | | 8 | | |
| 1 | 1 | 14 | | |



2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

4.6 Line Control Register (LCR) - Read/Write

The Line Control Register is used to specify the asynchronous data communication format. The word or character length, the number of stop bits, and the parity are selected by writing the appropriate bits in this register.

LCR[1:0]: TX and RX Word Length Select

These two bits specify the word length to be transmitted or received.

| BIT-1 | BIT-0 | WORD LENGTH | | | |
|-------|-------|-------------|--|--|--|
| 0 | 0 | 5 (default) | | | |
| 0 | 1 | 6 | | | |
| 1 | 0 | 7 | | | |
| 1 | 1 | 8 | | | |

LCR[2]: TX and RX Stop-bit Length Select

The length of stop bit is specified by this bit in conjunction with the programmed word length.

| BIT-2 | Word LENGTH | STOP BIT LENGTH (BIT TIME(S)) | | | |
|-------|----------------|----------------------------------|--|--|--|
| 0 | 5,6,7,8 | 1 (default) | | | |
| 1 | 5 | 1-1/2 | | | |
| 1 | 6,7,8 | 2 | | | |

LCR[3]: TX and RX Parity Select

Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data integrity check. See Table 11 for parity selection summary below.

- Logic 0 = No parity.
- Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the data character received.

LCR[4]: TX and RX Parity Select

If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.

- Logic 0 = ODD Parity is generated by forcing an odd number of logic 1's in the transmitted character. The receiver must be programmed to check the same format (default).
- Logic 1 = EVEN Parity is generated by forcing an even number of logic 1's in the transmitted character. The receiver must be programmed to check the same format.



LCR[5]: TX and RX Parity Select

If the parity bit is enabled, LCR BIT-5 selects the forced parity format.

- LCR BIT-5 = logic 0, parity is not forced (default).
- LCR BIT-5 = logic 1 and LCR BIT-4 = logic 0, parity bit is forced to HIGH for the transmit and receive data.
- LCR BIT-5 = logic 1 and LCR BIT-4 = logic 1, parity bit is forced to LOW for the transmit and receive data.

| LCR BIT-5 LCR BIT-4 | | LCR BIT-3 | PARITY SELECTION | | | |
|---------------------|---|-----------|-----------------------------|--|--|--|
| Х | Х | 0 | No parity | | | |
| 0 | 0 | 1 | Odd parity | | | |
| 0 | 1 | 1 | Even parity | | | |
| 1 | 0 | 1 | Force parity to mark, HIGH | | | |
| 1 | 1 | 1 | Forced parity to space, LOW | | | |

TABLE 11: PARITY SELECTION

LCR[6]: Transmit Break Enable

When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a "space', logic 0, state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.

- Logic 0 = No TX break condition. (default)
- Logic 1 = Forces the transmitter output (TX) to a "space", logic 0, for alerting the remote receiver of a line break condition.

LCR[7]: Baud Rate Divisors Enable

Baud rate generator divisor (DLL/DLM) enable.

- Logic 0 = Data registers are selected (default).
- Logic 1 = Divisor latch registers are selected.

4.7 Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write

The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.

MCR[0]: DTR# Output

The DTR# pin is a modem control output. If the modem interface is not used, this output may be used as a general purpose output.

- Logic 0 = Force DTR# output HIGH (default).
- Logic 1 = Force DTR# output LOW.

MCR[1]: RTS# Output

The RTS# pin is a modem control output. If the modem interface is not used, this output may be used as a general purpose output.

- Logic 0 = Force RTS# output HIGH (default).
- Logic 1 = Force RTS# output LOW.

MCR[2]: Reserved

OP1# is not available as an output pin on the 554. But it is available for use during Internal Loopback Mode. In the Loopback Mode, this bit is used to write the state of the modem RI# interface signal.

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



MCR[3]: INT Output Enable

Enable or disable INT outputs to become active or in three-state. This function is associated with the INTSEL input, see below table for details. This bit is also used to control the OP2# signal during internal loopback mode. INTSEL pin must be LOW during 68 mode.

- Logic 0 = INT (A-D) outputs disabled (three state) in the 16 mode (default). During internal loopback mode, OP2# is HIGH.
- Logic 1 = INT (A-D) outputs enabled (active) in the 16 mode. During internal loopback mode, OP2# is LOW.

| INTSEL Pin | MCR BIT-3 | INT A-D OUTPUTS IN 16 MODE |
|---------------|--------------|----------------------------|
| 0 | 0 | Three-State |
| 0 | 1 | Active |
| 1 | Х | Active |

TABLE 12: INT OUTPUT MODES

MCR[4]: Internal Loopback Enable

- Logic 0 = Disable loopback mode (default).
- Logic 1 = Enable local loopback mode, see loopback section and Figure 10.

MCR[7:5]: Reserved (Default 0)

4.8 Line Status Register (LSR) - Read/Write

This register is writeable but it is not recommended. The LSR provides the status of data transfers between the UART and the host. If IER bit-2 is enabled, LSR bit-1 will generate an interrupt immediately and LSR bits 2-4 will generate an interrupt when a character with an error is in the RHR.

LSR[0]: Receive Data Ready Indicator

- Logic 0 = No data in receive holding register or FIFO (default).
- Logic 1 = Data has been received and can be read from the receive holding register or RX FIFO.

LSR[1]: Receiver Overrun Flag

- Logic 0 = No overrun error (default).
- Logic 1 = Overrun error. A data overrun error condition occurred in the receive shift register. This happens when additional data arrives while the FIFO is full. In this case the previous data in the receive shift register is overwritten. Note that under this condition the data byte in the receive shift register is not transferred into the FIFO, therefore the data in the FIFO is not corrupted by the error.

LSR[2]: Receive Data Parity Error Tag

- Logic 0 = No parity error (default).
- Logic 1 = Parity error. The receive character in RHR does not have correct parity information and is suspect. This error is associated with the character available for reading in RHR.

LSR[3]: Receive Data Framing Error Tag

- Logic 0 = No framing error (default).
- Logic 1 = Framing error. The receive character did not have a valid stop bit(s). This error is associated with the character available for reading in RHR.



LSR[4]: Receive Break Tag

- Logic 0 = No break condition (default).
- Logic 1 = The receiver received a break signal (RX was LOW for at least one character frame time). In the FIFO mode, only one break character is loaded into the FIFO. The break indication remains until the RX input returns to the idle condition, "mark" or HIGH.

LSR[5]: Transmit Holding Register Empty Flag

This bit is the Transmit Holding Register Empty indicator. The THR bit is set to a logic 1 when the last data byte is transferred from the transmit holding register to the transmit shift register. The bit is reset to logic 0 concurrently with the data loading to the transmit holding register by the host. In the FIFO mode this bit is set when the transmit FIFO is empty, it is cleared when the transmit FIFO contains at least 1 byte.

LSR[6]: THR and TSR Empty Flag

This bit is set to a logic 1 whenever the transmitter goes idle. It is set to logic 0 whenever either the THR or TSR contains a data character. In the FIFO mode this bit is set to a logic 1 whenever the transmit FIFO and transmit shift register are both empty.

LSR[7]: Receive FIFO Data Error Flag

- Logic 0 = No FIFO error (default).
- Logic 1 = A global indicator for the sum of all error bits in the RX FIFO. At least one parity error, framing error or break indication is in the FIFO data. This bit clears when there is no more error(s) in any of the bytes in the RX FIFO.

4.9 Modem Status Register (MSR) - Read/Write

This register is writeable but it is not recommended. The MSR provides the current state of the modem interface input signals. Lower four bits of this register are used to indicate the changed information. These bits are set to a logic 1 whenever a signal from the modem changes state. These bits may be used for general purpose inputs when they are not used with modem signals.

MSR[0]: Delta CTS# Input Flag

- Logic 0 = No change on CTS# input (default).
- Logic 1 = The CTS# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[1]: Delta DSR# Input Flag

- Logic 0 = No change on DSR# input (default).
- Logic 1 = The DSR# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[2]: Delta RI# Input Flag

- Logic 0 = No change on RI# input (default).
- Logic 1 = The RI# input has changed from LOW to HIGH, ending of the ringing signal. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

MSR[3]: Delta CD# Input Flag

- Logic 0 = No change on CD# input (default).
- Logic 1 = Indicates that the CD# input has changed state since the last time it was monitored. A modem status interrupt will be generated if MSR interrupt is enabled (IER bit-3).

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



MSR[4]: CTS Input Status

A HIGH on the CTS# pin will stop UART transmitter as soon as the current character has finished transmission, and a LOW will resume data transmission. Normally MSR bit-4 bit is the compliment of the CTS# input. However in the loopback mode, this bit is equivalent to the RTS# bit in the MCR register. The CTS# input may be used as a general purpose input when the modem interface is not used.

MSR[5]: DSR Input Status

Normally this bit is the complement of the DSR# input. In the loopback mode, this bit is equivalent to the DTR# bit in the MCR register. The DSR# input may be used as a general purpose input when the modem interface is not used.

MSR[6]: RI Input Status

Normally this bit is the complement of the RI# input. In the loopback mode this bit is equivalent to bit-2 in the MCR register. The RI# input may be used as a general purpose input when the modem interface is not used.

MSR[7]: CD Input Status

Normally this bit is the complement of the CD# input. In the loopback mode this bit is equivalent to bit-3 in the MCR register. The CD# input may be used as a general purpose input when the modem interface is not used.

4.10 Scratch Pad Register (SPR) - Read/Write

This is a 8-bit general purpose register for the user to store temporary data.

4.11 Baud Rate Generator Registers (DLL and DLM) - Read/Write

These registers make-up the value of the baud rate divisor. The concatenation of the contents of DLM and DLL gives the 16-bit divisor value. See "Section 2.8, Programmable Baud Rate Generator" on page 10.



TABLE 13: UART RESET CONDITIONS FOR CHANNELS A-D

| REGISTERS | RESET STATE |
|-------------------|--|
| DLM, DLL | DLM and DLL are unknown upon power up. They do not reset when the Reset Pin is asserted. |
| RHR | Bits $7-0 = 0xXX$ |
| THR | Bits 7-0 = $0xXX$ |
| IER | Bits 7-0 = 0x00 |
| FCR | Bits 7-0 = 0x00 |
| ISR | Bits 7-0 = 0x01 |
| LCR | Bits 7-0 = 0x00 |
| MCR | Bits 7-0 = 0x00 |
| LSR | Bits 7-0 = 0x60 |
| MSR | Bits 3-0 = Logic 0 Bits 7-4 = Logic levels of the inputs inverted |
| SPR | Bits 7-0 = 0xFF |
| I/O SIGNALS | RESET STATE |
| ТХ | HIGH |
| IRTX | LOW |
| RTS# | HIGH |
| DTR# | HIGH |
| RXRDY# | HIGH |
| TXRDY# | LOW |
| INT (16 Mode) | ST16C554 = Three-State Condition (INTSEL = LOW) ST16C554 = LOW (INTSEL = HIGH) ST16C554D = LOW |
| IRQ# (68 Mode) | HIGH (INTSEL = LOW) |



ABSOLUTE MAXIMUM RATINGS

| Power Supply Range | 7 Volts |
|-----------------------|---|
| Voltage at Any Pin | GND-0.3 V to VCC+0.3 V |
| Operating Temperature | -40° to +85°C |
| Storage Temperature | -65 [°] to +150 [°] C |
| Package Dissipation | 500 mW |

TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%)

Thermal Resistance (64-LQFP)

theta-ja = 50° C/W, theta-jc = 11° C/W

Thermal Resistance (68-PLCC)

theta-ja = 46° C/W, theta-jc = 17° C/W

ELECTRICAL CHARACTERISTICS

DC ELECTRICAL CHARACTERISTICS

UNLESS OTHERWISE NOTED: TA = 0° to +70°C (-40° to +85°C for Industrial Grade Package), Vcc is 2.97V to 5.5V

| Symbol | PARAMETER | LIMITS 3.3V | | Limits 5V | | UNITS | CONDITIONS | |
|-------------------|----------------------------|----------------|-----|--------------|-----|-------|-------------------------|--|
| | | MIN | ΜΑΧ | Min | ΜΑΧ | | | |
| V _{ILCK} | Clock Input Low Level | -0.3 | 0.6 | -0.3 | 0.6 | V | | |
| V _{IHCK} | Clock Input High Level | 2.4 | VCC | 3.0 | VCC | V | | |
| V _{IL} | Input Low Voltage | -0.3 | 0.8 | -0.3 | 0.8 | V | | |
| V _{IH} | Input High Voltage | 2.0 | VCC | 2.2 | VCC | V | | |
| V _{OL} | Output Low Voltage | | | | 0.4 | V | I _{OL} = 5 mA | |
| | | | 0.4 | | | V | $I_{OL} = 4 \text{ mA}$ | |
| V _{OH} | Output High Voltage | | | 2.4 | | V | I _{OH} = -5 mA | |
| | | 2.0 | | | | V | I _{OH} = -1 mA | |
| ۱ _{IL} | Input Low Leakage Current | | ±10 | | ±10 | uA | | |
| I _{IH} | Input High Leakage Current | | ±10 | | ±10 | uA | | |
| C _{IN} | Input Pin Capacitance | | 5 | | 5 | pF | | |
| I _{CC} | Power Supply Current | | 3 | | 6 | mA | | |



AC ELECTRICAL CHARACTERISTICS

 $TA = 0^{\circ}$ to $+70^{\circ}$ C (- 40° to $+85^{\circ}$ C for Industrial Grade Package), VCC is 2.97 to 5.5V, 70 pF load where Applicable

| C)/1100 | _ | | MITS | | | | |
|------------------|---|-------------|--------------|------------------------|--------------|------|--|
| SYMBOL | PARAMETER | 3.3V Min | ± 10% Max | 5V 1 Min | : 10% Max | Unit | |
| CLK | External Clock Low/High Time | 63 | | 21 | | ns | |
| OSC | UART Crystal/External Clock Frequency | | 8 | | 24 | MHz | |
| T _{AS} | Address Setup Time (16 Mode) | 5 | | 0 | | ns | |
| T _{AH} | Address Hold Time (16 Mode) | 5 | | 5 | | ns | |
| T _{CS} | Chip Select Width (16 Mode) | 80 | | 50 | | ns | |
| T _{RD} | IOR# Strobe Width (16 Mode) | 80 | | 50 | | ns | |
| T _{DY} | Read Cycle Delay (16 Mode) | 40 | | 30 | | ns | |
| T _{RDV} | Data Access Time (16 Mode) | | 40 | | 25 | ns | |
| T _{DD} | Data Disable Time (16 Mode) | | 25 | | 15 | ns | |
| T _{WR} | IOW# Strobe Width (16 Mode) | 35 | | 25 | | ns | |
| T _{DY} | Write Cycle Delay (16 Mode) | 40 | | 30 | | ns | |
| T _{DS} | Data Setup Time (16 Mode) | 20 | | 15 | | ns | |
| T _{DH} | Data Hold Time (16 Mode) | 5 | | 5 | | ns | |
| T _{ADS} | Address Setup (68 Mode) | 10 | | 10 | | ns | |
| T _{ADH} | Address Hold (68 Mode) | 15 | | 15 | | ns | |
| T _{RWS} | R/W# Setup to CS# (68 Mode) | 10 | | 10 | | ns | |
| T _{RDA} | Data Access Time (68 mode) | | 40 | | 25 | ns | |
| T _{RDH} | Data Disable Time (68 mode) | | 25 | | 15 | ns | |
| T _{WDS} | Write Data Setup (68 mode) | 20 | | 15 | | ns | |
| T _{WDH} | Write Data Hold (68 Mode) | 10 | | 10 | | ns | |
| T _{RWH} | CS# De-asserted to R/W# De-asserted (68 Mode) | 10 | | 10 | | ns | |
| T _{CSL} | CS# Strobe Width (68 Mode) | 80 | | 50 | | ns | |
| T _{CSD} | CS# Cycle Delay (68 Mode) | 40 | | 30 | | ns | |
| T _{WDO} | Delay From IOW# To Output | | 50 | | 40 | ns | |
| T _{MOD} | Delay To Set Interrupt From MODEM Input | | 40 | | 35 | ns | |
| T _{RSI} | Delay To Reset Interrupt From IOR# | | 40 | | 35 | ns | |
| T _{SSI} | Delay From Stop To Set Interrupt | | 1 | | 1 | Bclk | |

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO




AC ELECTRICAL CHARACTERISTICS

| $TA = 0^{\circ}$ to $+70^{\circ}$ C (- 40° to $+85^{\circ}$ C for Industrial Grade Package), Vcc is 2.97 to 5.5V, 70 pF load where | |
|---|--|
| APPLICABLE | |

| Symbol | Parameter | LIMITS 3.3V ± 10% | | Limits 5V ± 10% | | Unit |
|------------------|--|----------------------|--------------------|--------------------|--------------------|------|
| CTMBOL | | Min | MAX | MIN MAX | | UNIT |
| T _{RRI} | Delay From IOR# To Reset Interrupt | | 45 | | 40 | ns |
| T _{SI} | Delay From Start To Interrupt | | 45 | | 40 | ns |
| T _{INT} | Delay From Initial INT Reset To Transmit Start | 8 | 24 | 8 | 24 | Bclk |
| T _{WRI} | Delay From IOW# To Reset Interrupt | | 45 | | 40 | ns |
| T _{SSR} | Delay From Stop To Set RXRDY# | | 1 | | 1 | Bclk |
| T _{RR} | Delay From IOR# To Reset RXRDY# | | 45 | | 40 | ns |
| T _{WT} | Delay From IOW# To Set TXRDY# | | 45 | | 40 | ns |
| T _{SRT} | Delay From Center of Start To Reset TXRDY# | | 8 | | 8 | Bclk |
| T _{RST} | Reset Pulse Width | 40 | | 40 | | ns |
| Ν | Baud Rate Divisor | 1 | 2 ¹⁶ -1 | 1 | 2 ¹⁶ -1 | - |
| Bclk | Baud Clock | 16X of data rate | | | Hz | |

FIGURE 11. CLOCK TIMING





2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

FIGURE 12. MODEM INPUT/OUTPUT TIMING FOR CHANNELS A-D





FIGURE 13. 16 MODE (INTEL) DATA BUS READ TIMING FOR CHANNELS A-D









FIGURE 14. 16 MODE (INTEL) DATA BUS WRITE TIMING FOR CHANNELS A-D

FIGURE 15. 68 MODE (MOTOROLA) DATA BUS READ TIMING FOR CHANNELS A-D





2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO







FIGURE 17. RECEIVE READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A-D







FIGURE 18. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A-D













FIGURE 20. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA ENABLED] FOR CHANNELS A-D






ST16C554/554D 2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO




FIGURE 22. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE ENABLED] FOR CHANNELS A-D





PACKAGE DIMENSIONS

64 LEAD LOW-PROFILE QUAD FLAT PACK (10 x 10 x 1.4 mm LQFP)




| | INC | HES | MILLIN | IETERS |
|--------|-------|------------|--------|------------|
| SYMBOL | MIN | ΜΑΧ | MIN | MAX |
| Α | 0.055 | 0.063 | 1.40 | 1.60 |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 |
| A2 | 0.053 | 0.057 | 1.35 | 1.45 |
| В | 0.007 | 0.011 | 0.17 | 0.27 |
| С | 0.004 | 0.008 | 0.09 | 0.20 |
| D | 0.465 | 0.480 | 11.80 | 12.20 |
| D1 | 0.390 | 0.398 | 9.90 | 10.10 |
| е | 0.020 |) BSC | 0.50 | BSC |
| L | 0.018 | 0.030 | 0.45 | 0.75 |
| α | 0° | 7 ° | 0° | 7 ° |

Note: The control dimension is the millimeter column

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



68 LEAD PLASTIC LEADED CHIP CARRIER (PLCC)



Note: The control dimension is the inch column

| | INC | HES | MILLIN | IETERS |
|----------------|------------|-------|--------|--------|
| SYMBOL | MIN | ΜΑΧ | MIN | МАХ |
| A | 0.165 | 0.200 | 4.19 | 5.08 |
| A ₁ | 0.090 | 0.130 | 2.29 | 3.30 |
| A ₂ | 0.020 | | 0.51 | |
| В | 0.013 | 0.021 | 0.33 | 0.53 |
| B ₁ | 0.026 | 0.032 | 0.66 | 0.81 |
| С | 0.008 | 0.013 | 0.19 | 0.32 |
| D | 0.985 | 0.995 | 25.02 | 25.27 |
| D ₁ | 0.950 | 0.958 | 24.13 | 24.33 |
| D ₂ | 0.890 | 0.930 | 22.61 | 23.62 |
| D ₃ | 0.800 typ. | | 20.3 | 2 typ. |
| е | 0.050 BSC | | 1.27 | BSC |
| H ₁ | 0.042 | 0.056 | 1.07 | 1.42 |
| H ₂ | 0.042 | 0.048 | 1.07 | 1.22 |
| R | 0.025 | 0.045 | 0.64 | 1.14 |



2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

REVISION HISTORY

| DATE | REVISION | DESCRIPTION |
|-------------|----------|--|
| August 2004 | 3.3.0 | Added Revision History and Device Status. |
| August 2005 | 3.3.1 | Updated the 1.4mm-thick Quad Flat Pack package description from "TQFP" to "LQFP" to be consistent with JEDEC and Industry norms. |
| April 2006 | 4.0.0 | New datasheet format. Changed active low signal designator from "-" in front of signal name to "#" after signal name. Updated AC Electrical Characteristics. |
| June 2006 | 4.0.1 | Corrected Part Numbers in Ordering Information. |

NOTICE

EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user's specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies.

EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances.

Copyright 2006 EXAR Corporation

Datasheet June 2006.

Send your UART technical inquiry with technical details to hotline: uarttechsupport@exar.com.

Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited.

2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO



TABLE OF CONTENTS

| GENERAL DESCRIPTION | . 1 |
|---|------|
| Features | . 1 |
| Applications | . 1 |
| FIGURE 1. ST16C554 BLOCK DIAGRAM | 1 |
| FIGURE 2. PIN OUT ASSIGNMENT | |
| ORDERING INFORMATION | 2 |
| PIN DESCRIPTIONS | . 3 |
| 1.0 PRODUCT DESCRIPTION | |
| 2.0 FUNCTIONAL DESCRIPTIONS | |
| 2.1 CPU INTERFACE | |
| 2.1 CFU INTERFACE. Figure 3. ST16C554 Typical Intel/Motorola Data Bus Interconnections | |
| PIGURE 3: ST 16C554 TYPICAL INTEL/MOTOROLA DATA BUS INTERCONNECTIONS | |
| 2.2 DEVICE RESET | |
| Z.S CHANNEL SELECTION. TABLE 1: CHANNEL A-D SELECT IN 16 MODE | |
| TABLE 1: CHANNEL A-D SELECT IN 10 MIDE TABLE 2: CHANNEL A-D SELECT IN 68 MODE | |
| 2.4 CHANNELS A-D INTERNAL REGISTERS | |
| 2.5 INT OUPUTS FOR CHANNELS A-D | |
| TABLE 3: INT PIN OPERATION FOR TRANSMITTER FOR CHANNELS A-D | |
| TABLE 4: INT PIN OPERATION FOR RECEIVER FOR CHANNELS A-D | |
| 2.6 DMA MODE | . 9 |
| TABLE 5: TXRDY# AND RXRDY# OUTPUTS IN FIFO AND DMA MODE FOR CHANNELS A-D | |
| 2.7 CRYSTAL OSCILLATOR OR EXTERNAL CLOCK INPUT | 10 |
| FIGURE 4. TYPICAL CRYSTAL CONNECTIONS | |
| 2.8 PROGRAMMABLE BAUD RATE GENERATOR | |
| FIGURE 5. BAUD RATE GENERATOR | |
| TABLE 6: TYPICAL DATA RATES WITH A 14.7456 MHz CRYSTAL OR EXTERNAL CLOCK | |
| 2.9 TRANSMITTER | |
| 2.9.1 TRANSMIT HOLDING REGISTER (THR) - WRITE ONLY | |
| 2.9.2 TRANSMITTER OPERATION IN NON-FIFO MODE | |
| Figure 6. Transmitter Operation in Non-FIFO Mode | |
| Figure 7. Transmitter Operation in FIFO Mode | |
| 2.10 RECEIVER | |
| 2.10.1 RECEIVE HOLDING REGISTER (RHR) - READ-ONLY | |
| Figure 8. Receiver Operation in non-FIFO Mode | |
| FIGURE 9. RECEIVER OPERATION IN FIFO | |
| 2.11 INTERNAL LOOPBACK | |
| FIGURE 10. INTERNAL LOOP BACK IN CHANNEL A AND B | 14 |
| 3.0 UART INTERNAL REGISTERS | |
| TABLE 7: UART CHANNEL A AND B UART INTERNAL REGISTERS | |
| TABLE 8: INTERNAL REGISTERS DESCRIPTION. | |
| | |
| 4.1 RECEIVE HOLDING REGISTER (RHR) - READ- ONLY | |
| 4.2 TRANSMIT HOLDING REGISTER (THR) - WRITE-ONLY | |
| 4.3 INTERRUPT ENABLE REGISTER (IER) - READ/WRITE | |
| 4.3.1 IER VERSUS RECEIVE FIFO INTERRUPT MODE OPERATION | |
| 4.3.2 IER VERSUS RECEIVE/TRANSMIT FIFO POLLED MODE OPERATION | |
| 4.4 INTERRUPT STATUS REGISTER (ISR) | |
| 4.4.2 INTERRUPT CLEARING: | |
| TABLE 9: INTERRUPT SOURCE AND PRIORITY LEVEL | |
| 4.5 FIFO CONTROL REGISTER (FCR) - WRITE-ONLY | 19 |
| TABLE 10: RECEIVE FIFO TRIGGER LEVEL SELECTION | |
| 4.6 LINE CONTROL REGISTER (LCR) - READ/WRITE | |
| TABLE 11: PARITY SELECTION | . 21 |
| 4.7 MODEM CONTROL REGISTER (MCR) OR GENERAL PURPOSE OUTPUTS CONTROL - READ/WRITE | 21 |
| TABLE 12: INT OUTPUT MODES | . 22 |
| 4.8 LINE STATUS REGISTER (LSR) - READ/WRITE | |
| 4.9 MODEM STATUS REGISTER (MSR) - READ/WRITE | 23 |



2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO

| 4.10 SCRATCH PAD REGISTER (SPR) - READ/WRITE | 24 |
|---|------|
| 4.11 BAUD RATE GENERATOR REGISTERS (DLL AND DLM) - READ/WRITE | 24 |
| TABLE 13: UART RESET CONDITIONS FOR CHANNELS A-D | |
| ABSOLUTE MAXIMUM RATINGS | 26 |
| TYPICAL PACKAGE THERMAL RESISTANCE DATA (MARGIN OF ERROR: ± 15%) | - |
| `` ````````````````````````` | 26 |
| DC ELECTRICAL CHARACTERISTICS | - |
| AC ELECTRICAL CHARACTERISTICS | |
| TA = 00 TO +700C (-400 TO +850C FOR INDUSTRIAL GRADE PACKAGE), VCC IS 2.97 TO 5.5V, 70 PF LOAD WI | HERE |
| APPLICABLE | 27 |
| FIGURE 11. CLOCK TIMING | |
| FIGURE 12. MODEM INPUT/OUTPUT TIMING FOR CHANNELS A-D | |
| FIGURE 13. 16 MODE (INTEL) DATA BUS READ TIMING FOR CHANNELS A-D | 29 |
| Figure 14. 16 Mode (Intel) Data Bus Write Timing for Channels A-D | 30 |
| FIGURE 15. 68 MODE (MOTOROLA) DATA BUS READ TIMING FOR CHANNELS A-D | 30 |
| FIGURE 17. RECEIVE READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A-D | 31 |
| Figure 16. 68 Mode (Motorola) Data Bus Write Timing for Channels A-D | 31 |
| FIGURE 18. TRANSMIT READY & INTERRUPT TIMING [NON-FIFO MODE] FOR CHANNELS A-D | |
| FIGURE 19. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA DISABLED] FOR CHANNELS A-D | 32 |
| FIGURE 20. RECEIVE READY & INTERRUPT TIMING [FIFO MODE, DMA ENABLED] FOR CHANNELS A-D | 33 |
| FIGURE 21. TRANSMIT READY & INTERRUPT TIMING [FIFO MODE, DMA MODE DISABLED] FOR CHANNELS A-D | 33 |
| Figure 22. Transmit Ready & Interrupt Timing [FIFO Mode, DMA Mode Enabled] for Channels A-D | 34 |
| Package Dimensions | 35 |
| REVISION HISTORY | |
| | |
| TABLE OF CONTENTS | . 1 |