

INTERNAL BLOCK DIAGRAM V2CTRL **VSUP Monitor Dual** Voltage Regulator VSUP V2 VDD1 Monitor VDD1 Oscillator **HS1** Control INT HS1 Interrupt Watchdog $\overline{\mathsf{WD}}$ LO Reset Programmable RST Wake-Up Inputs L1 Mode Control L2 CS L3 SCLK SPI TX C Interface High Speed MOSI RX □ 1.0 MB/s CAN Physical MIS0 CAN H Interface GND CAN L

Figure 2. 33989 Simplified Internal Block Diagram



PIN CONNECTIONS




Figure 3. 33989 Pin Connections

Table 1. 33989 Pin Definitions

A functional description of each pin can be found in the Functional Pin Description section beginning on page 18.

| Pin Number | Pin Name | Pin Function | Formal Name | Definition |
|--------------|----------|-----------------|------------------------------|---|
| 1 | RX | Output | Receive Data | CAN bus receive data output pin. |
| 2 | TX | Input | Transmit Data | CAN bus transmit data input pin. |
| 3 | VDD1 | Power Output | Voltage Digital Drain One | 5.0 V regulator output pin. Supply pin for the MCU. |
| 4 | RST | Output | Reset | This is the device reset output pin whose main function is to reset the MCU. This pin has an internal pullup current source to VDD. |
| 5 | ĪNT | Output | Interrupt | This output is asserted LOW when an enabled interrupt condition occurs. The output is a push-pull structure. |
| 6–9 20–23 | GND | Ground | Ground | These device ground pins are internally connected to the package lead frame to provide a 33989-to-PCB thermal path. |
| 10 | V2 | Input | Voltage Source Two | Sense input for the V2 regulator using an external series pass transistor. V2 is also the internal supply for the CAN transceiver. |
| 11 | V2CTRL | Power Output | Voltage Control | Output drive source for the V2 regulator connected to the external series pass transistor. |
| 12 | VSUP | Power | Voltage Supply | Supply input pin for the 33989. |
| 13 | HS1 | Output | High Side One | Output of the internal high side switch. The output current is internally limited to 150 mA. |
| 14–17 | L0:L3 | Input | Level 0: 3 | Inputs from external switches or from logic circuitry. |
| 22 | CANH | Output | CAN High | CAN high output pin. |
| 23 | CANL | Output | CAN Low | CAN low output pin. |
| 24 | SCLK | Input | System Clock | Clock input pin for the serial peripheral interface (SPI). |
| 25 | MISO | Output | Master In/Slave Out | SPI data sent to the MCU by the 33989. When $\overline{\text{CS}}$ is HIGH, the pin is in the high-impedance state. |
| 26 | MOSI | Input | Master Out/Slave In | SPI data received by the 33989. |
| 27 | CS | Input | Chip Select | The CS input pin is used with the SPI bus to select the 33989. |
| 28 | WD | Output | Watch Dog | The WD output pin is asserted LOW if the software watchdog is not correctly triggered. |



ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Table 2. Maximum Ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|--|---------------------|--------------------------------|------|
| ELECTRICAL RATINGS | 1 | | |
| Power Supply Voltage at VSUP | | | V |
| Continuous (Steady-state) | V _{SUP} | -0.3 to 27 | |
| Transient Voltage (Load Dump) | V_{SUP} | -0.3 to 40 | |
| Logic Signals (RX, TX, MOSI, MISO, $\overline{\text{CS}}$, SCLK, $\overline{\text{RST}}$, $\overline{\text{WD}}$, and $\overline{\text{INT}}$) | V_{LOG} | -0.3 to V _{DD1} + 0.3 | V |
| Output Current VDD1 | 1 | Internally Limited | Α |
| HS1 | | | |
| Voltage | V | -0.3 to V _{SUP} + 0.3 | V |
| Output Current | 1 | Internally Limited | Α |
| ESD Voltage, Human Body Model (1) | | | kV |
| HS1, L0, L1, L2, L3 | V _{ESDH} | - 4.0 to 4.0 | |
| All Other Pins | | -2.0 to 2.0 | |
| ESD Voltage Machine Model | V _{ESDM} | | V |
| All Pins Except CANH and CANL | | ±200 | |
| L0, L1, L2, L3 | V _{WUDC} | | |
| DC Input Voltage | | -0.3 to 40 | V |
| DC Input Current | | -2.0 to 2.0 | mA |
| Transient Input Voltage with External Component (2) | | -100 to 100 | V |
| CANL and CANH Continuous Voltage | V _{CANH/L} | -27 to 40 | V |
| CANL and CANH Continuous Current | I _{CANH/L} | 200 | mA |
| CANH and CANL Transient Voltage (Load Dump) (4) | V _{TRH/L} | 40 | V |
| CANH and CANL Transient Voltage ⁽⁵⁾ | V _{TRH/L} | -40 to 40 | V |
| Logic Inputs (TX and RX) | V | -0.5 to 6.0 | V |
| ESD Voltage (HBM 100 pF, 1.5 k) CANL, CANH | V _{ESDCH} | -4.0 to 4.0 | KV |
| ESD Voltage Machine Model | V _{ESDCM} | | V |
| CANH and CANL | | -200 to 200 | |

Notes

- 1. ESD1 testing is performed in accordance with the Human Body Model (C_{ZAP} =100 pF, 1.5 k), the Machine Model (MM) (C_{ZAP} = 200 pF, R_{ZAP} = 0 Ω), and the Charge Device Model (CDM), Robotic (C_{ZAP} = 4.0 pF).
- 2. According to ISO 7637 specification. See **Table 6**, page <u>24</u>.
- 3. Load Dump test according to ISO 7637 part 1.
- 4. Transient test according to ISO 7637 part 1, pulses 1, 2, 3a, and 3b according to schematic in Table 17, page 37.



Table 2. Maximum Ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

| Ratings | Symbol | Value | Unit |
|--|-------------------|------------|------|
| THERMAL RATINGS | <u>.</u> | | |
| Operating Junction Temperature | TJ | -40 to 150 | °C |
| Storage Temperature | T _S | -55 to 165 | °C |
| Ambient Temperature | T _A | -40 to 125 | °C |
| Thermal Resistance Junction to GND Pins (5) | $R_{	heta J/P}$ | 20 | °C/W |
| Peak Package Reflow Temperature During Reflow (6), (7) | T _{PPRT} | Note 7. | °C |

Notes

- 5. Ground pins 6, 7, 8, 9, 20, 21, 22, and 23
- 6. Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause malfunction or permanent damage to the device.
- 7. Freescale's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), Go to www.freescale.com, search by part number [e.g. remove prefixes/suffixes and enter the core ID to view all orderable parts. (i.e. MC33xxxD enter 33xxx), and review parametrics.



STATIC ELECTRICAL CHARACTERISTICS

Table 3. Static Electrical Characteristics

Characteristics noted under conditions 5.5 V \leq V_{SUP} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|--------------------------|-----|------|-----|------|
| POWER INPUT (VSUP) | | ! | ! | ! | ! |
| Nominal DC Supply Voltage Range | V_{SUP} | 5.5 | _ | 18 | V |
| Extended DC Voltage Range 1 | V _{SUPEX1} | | | | V |
| Reduced Functionality (8) | | 4.5 | _ | 5.5 | |
| Extended DC Voltage Range 2 (9) | V _{SUPEX2} | 18 | _ | 27 | V |
| Input Voltage During Load Dump | V _{SUPLD} | | | | V |
| Load Dump Situation | | _ | _ | 40 | |
| Input Voltage During Jump Start | V _{SUPJS} | | | | V |
| Jump Start Situation | | _ | _ | 27 | |
| Supply Current in Standby Mode (10) (11) | I _{SUP(STDBY)} | | | | mA |
| I_{OUT} at V_{DD1} = 40 mA CAN recessive or Sleep-Disable State | | _ | 42 | 45 | |
| Supply Current in Normal Mode (10) | I _{SUP(NORM)} | | | | mA |
| I_{OUT} at V_{DD1} = 40 mA CAN recessive or Sleep-Disable State | | _ | 42.5 | 45 | |
| Supply Current in Sleep Mode (10) (11) | I _{SUP(SLEEP1)} | | | | μΑ |
| V_{DD1} and V2 OFF, V_{SUP} < 12 V, Oscillator Running $^{(12)}$ CAN in Sleep-Disable State | | _ | 72 | 105 | |
| Supply Current in Sleep Mode (10) (11) | I _{SUP(SLEEP2)} | | | | μΑ |
| $\rm V_{DD1}$ and V2 OFF, $\rm V_{SUP}$ < 12 V, Oscillator Not Running $^{(12)}$ CAN in Sleep-Disable State | | _ | 57 | 90 | |
| Supply Current in Sleep Mode (10) (11) | I _{SUP(SLEEP3)} | | | | μΑ |
| $\rm V_{DD1}$ and V2 OFF, $\rm V_{SUP}$ > 12 V, Oscillator Running $^{(12)}$ CAN in Sleep-Disable State | | _ | 100 | 150 | |
| Supply Current in Stop Mode I _{OUT} V _{DD1} < 2.0 mA ⁽¹⁰⁾ (11) | I _{SUP(STOP1)} | | | | μΑ |
| $V_{\rm DD1}$ ON, $V_{\rm SUP}$ < 12 V, Oscillator Running ⁽¹²⁾ CAN in Sleep-Disable State | | _ | 135 | 210 | |
| Supply Current in Stop Mode I _{OUT} V _{DD1} < 2.0 mA ⁽¹¹⁾ | I _{SUP(STOP2)} | | | | μΑ |
| $V_{\rm DD1}$ ON, $V_{\rm SUP}$ < 12 V, Oscillator Not Running $^{(12)}$ CAN in Sleep-Disable State | | _ | 130 | 210 | |
| Supply Current in Stop Mode I _{OUT} V _{DD1} < 2.0 mA ⁽¹⁰⁾ (11) | I _{SUP(STOP3)} | | | | μΑ |
| $V_{\rm DD1}$ ON, $V_{\rm SUP}$ > 12 V, Oscillator Running ⁽¹²⁾ CAN in Sleep-Disable State | | _ | 160 | 230 | |
| BATFAIL Flag Internal Threshold | VBF | 1.5 | 3.0 | 4.0 | V |

Notes

- 8. $V_{DD1} > 4.0 \text{ V}$, Reset high, logic pin high level reduced, device is functional.
- 9. Device is fully functional. All functions are operating. All modes available and operating. Watchdog, HS1 turn ON turn OFF, CAN cell operating, L0:L3 inputs operating, SPI read/write operation. Overtemperature may occur.
- 10. Current measured at the VSUP pin.
- 11. With CAN cell in Sleep-Disable state. If CAN cell is Sleep-Enabled for wake-up, an additional 60 μA must be added to specified value.
- 12. Oscillator running means Forced Wake-up or Cyclic Sense of Software Watchdog is Stop mode are not activated.



Characteristics noted under conditions 5.5 V \leq V_{SUP} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-----------------------------------|-----|-----|------|------|
| BATFAIL Flag Hysteresis (13) | VBF _(HYS) | _ | 1.0 | _ | V |
| Battery Fall Early Warning Threshold | BF _{EW} | | | | V |
| In Normal and Standby Mode | | 5.3 | 5.8 | 6.3 | |
| Battery Fall Early Warning Hysteresis | BF _{EWH} | | | | V |
| In Normal and Standby Mode ⁽¹³⁾ | | 0.1 | 0.2 | 0.3 | |
| POWER OUTPUT (VDD1) (14) | | | | | |
| VDD1 Output Voltage | V _{DD1OUT} | | | | V |
| I_{DD1} from 2.0 to 200 mA T_{AMB} -40 to 125 °C, 5.5 V < V_{SUP} < 27 V | | 4.9 | 5.0 | 5.1 | |
| VDD1 Output Voltage | V _{DD1OUT2} | | | | V |
| I_{DD1} from 2.0 to 200 mA, 4.5 V < V_{SUP} < 5.5 V | | 4.0 | _ | _ | |
| Dropout Voltage | V_{DD1DRP} | | | | V |
| I _{DD1} = 200 mA | | _ | 0.2 | 0.5 | |
| Dropout Voltage, Limited Output Current | V _{DD1DRP2} | | | | V |
| $I_{DD1} = 50 \text{ mA}, 4.5 \text{ V} < V_{SUP}$ | | _ | 0.1 | 0.25 | |
| I _{DD1} Output Current | I _{DD1} | | | | mA |
| Internally Limited | | 200 | 285 | 350 | |
| Junction Thermal Shutdown | T _{SD} | | | | °C |
| Normal or Standby Modes | | 160 | _ | 200 | |
| Junction Overtemperature Pre-warning | T_PW | | | | °C |
| V _{DDTEMP} Bit Set | | 125 | _ | 160 | |
| Temperature Threshold Difference | T _{SD} - T _{PW} | 20 | _ | 40 | °C |
| Reset Threshold 1 | RST _{TH1} | | | | V |
| Selectable by SPI. Default Value After Reset. | | 4.5 | 4.6 | 4.7 | |
| Reset Threshold 2 | RST _{TH2} | | | | V |
| Selectable by SPI | | 4.1 | 4.2 | 4.3 | |
| V _{DD1} Range for Reset Active | V_{DDR} | 1.0 | _ | _ | V |
| Reset Delay Time | t _D | | - | | μs |
| Measured at 50% of Reset Signal | | 4.0 | | 30 | |
| Line Regulation (C at V _{DD1} = 47 µF Tantal) | LR1 | _ | | | mV |
| 9.0 V V _{SUP} < 18, I _{DD} = 10 mA | | | 5.0 | 25 | |
| Line Regulation (C at V_{DD1} = 47 μ F Tantal) | LR2 | _ | | | mV |
| 5.5 < V _{SUP} < 27 V, I _{DD} = 10 mA | | | 10 | 25 | |

Notes

13. With CAN cell in Sleep-Disable state. If CAN cell is Sleep-Enabled for wake-up, an additional 60 µA must be added to specified value.

LD

THERMS

- I_{DD1} is the total regulator output current. V_{DD} specification with external capacitor. Stability requirement: $C > 47 \ \mu F$ ESR < 1.3 Ω (tantalum capacitor). In reset, normal request, normal and standby modes. Measure with C = 47 μF Tantalum.
- Guaranteed by design; however, it is not production tested.

33989

mV

mV

25

30

75


50

Load Regulation (C at V_{DD1} = 47 μ F Tantal)

 V_{SUP} = 13.5 V, 1 = -100 mA Not Tested ⁽¹⁵⁾

 $1.0 \text{ mA} < I_{\text{IDD}} < 200 \text{ mA}$

Thermal Stability



Characteristics noted under conditions 5.5 V \leq V_{SUP} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|-----------------------|----------------------|------|------------------|-----------|
| POWER OUTPUT (VDD1) IN STOP MODE (16) | • | - | | | |
| VDD1 Output Voltage | V _{DDSTOP} | | | | V |
| I _{DD1} < = 2.0 mA | | 4.75 | 5.00 | 5.25 | |
| VDD1 Output Voltage | V _{DDSTOP2} | | | | V |
| I _{DD1} < = 10 mA | | 4.75 | 5.00 | 5.25 | |
| I _{DD1} Stop Output Current to Wake-up SBC | I _{DD1SWU} | 10 | 17 | 25 | mA |
| I _{DD1} Overcurrent to Wake-up Deglitcher Time ⁽¹⁷⁾ | I _{DD1DGLT} | 40 | 55 | 75 | μs |
| Reset Threshold | RST _{STOP1} | 4.5 | 4.6 | 4.7 | V |
| Reset Threshold | RST _{STOP2} | 4.1 | 4.2 | 4.3 | V |
| Line Regulation (C at V _{DD1} = 47 μF Tantal) | LR _S | | | | mV |
| $5.5 \text{ V} < \text{V}_{\text{SUP}} < 27 \text{ V}, I_{\text{DD}} = 2.0 \text{ mA}$ | | _ | 5.0 | 25 | |
| Load Regulation (C at V _{DD1} = 47 µF Tantal) | LD _S | | | | mV |
| 1.0 mA < I _{DD} < 10 mA | | _ | 15 | 75 | |
| Max Decoupling Capacitor at VDD1 Pin, in Stop Mode ⁽¹⁸⁾ | V _{DDst-cap} | _ | _ | 200 | μF |
| TRACKING VOLTAGE REGULATOR (V2) (19) | | | | I. | |
| V2 Output Voltage (C at V2 = 10 μF Tantal) | V2 | | | | V_{DD1} |
| I2 from 2.0 to 200 mA, 5.5 V < V_{SUP} < 27 V | | 0.99 | 1.0 | 1.01 | |
| I2 Output Current (for information only) | 12 | | | | mA |
| Depending Upon External Ballast Transistor | | 200 | _ | _ | |
| V2 Control Drive Current Capability | 12 _{CTRL} | | | | mA |
| Worst Case at T _J = 125 °C | | 0.0 | _ | 10 | |
| V2LOW Flag Threshold | V2L _{TH} | 3.75 | 4.0 | 4.25 | V |
| LOGIC OUTPUT PIN (MISO) (20) | | | | | |
| Low Level Output Voltage | V _{OL} | | | | V |
| I _{OUT} = 1.5 mA | | 0.0 | _ | 1.0 | |
| High Level Output Voltage | V _{OH} | | | | V |
| I _{OUT} = 250 μA | | V _{DD1-0.9} | _ | V _{DD1} | |
| Tri-Stated MISO Leakage Current | I _{HZ} | | | | μA |
| $0 \text{ V} < \text{V}_{\text{MISO}} < \text{V}_{\text{DD}}$ | | -2.0 | _ | 2.0 | |

Notes

- 16. If stop mode is used, the capacitor connected at VDD pin should not exceed the maximum specified by the "V_{DDST-CAP}" parameter.

 If capacitor value is exceeded, upon entering stop mode, VDD output current may exceed the I_{DDSWU} and prevent the device to stay in stop mode.
- 17. Guaranteed by design; however, it is not production tested.
- 18. Guaranteed by design.
- 19. V2 specification with external capacitor
 - Stability requirement: C > 42 μF and ESR < 1.3 Ω (Tantalum capacitor), external resistor between base and emitter required
 - Measurement conditions: Ballast transistor MJD32C, C = 10 µF Tantalum, 2.2 k resistor between base and emitter of ballast transistor
- 20. Push/Pull structure with tri-state condition CS high.



Characteristics noted under conditions 5.5 V \leq V_{SUP} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|----------------------|-----------------------|------|------------------------|------|
| LOGIC INPUT PINS (MOSI, SCLK, CS) | - | | | | |
| High Level Input Voltage | V _{IH} | 0.7 V _{DD1} | _ | V _{DD1} + 0.3 | V |
| Low Level Input Voltage | V _{IL} | -0.3 | _ | 0.3 V _{DD1} | V |
| High Level Input Current on CS | L _{IH} | -100 | _ | -20 | μA |
| Low Level Input Current on CS | L _{IL} | -100 | _ | -20 | μA |
| MOSI and SCLK Input Current | L _N | -10 | _ | 10 | μA |
| RESET PIN (RST) (21) | - | -1 | | 1 | |
| High Level Output Current | I _{OH} | | | | μΑ |
| 0 < V _{OUT} < 0.7 V _{DD} | | -300 | -250 | -150 | |
| Low Level Output Voltage (I ₀ = 1.5 mA) | V _{OL} | | | | V |
| 5.5 V < V _{SUP} < 27 V | | 0.0 | _ | 0.9 | |
| Low Level Output Voltage (I ₀ = 0 μA | V _{OL} | | | | V |
| 1.0 V < V _{SUP} < 5.5 V | | 0.0 | _ | 0.9 | |
| Reset Pull-down Current | I _{PDW} | | | | mA |
| V > 0.9 V | | 2.3 | _ | 5.0 | |
| Reset Duration After V _{DD1} High | RST _{DUR} | 3.0 | 3.4 | 4.0 | ms |
| NATCHDOG OUTPUT PIN (WD) (22) | | | | | |
| Low Level Output Voltage (I ₀ = 1.5 mA) | V _{OL} | | | | V |
| 1.0 V < V _{SUP} < 27 V | | 0.0 | _ | 0.9 | |
| High Level Output Voltage ($I_0 = 250 \mu A$) | V _{OH} | V _{DD1} -0.9 | _ | V _{DD1} | V |
| NTERRUPT PIN (INT) (22) | | | | | |
| Low Level Output Voltage (I ₀ = 1.5 mA) | V _{OL} | 0.0 | _ | 0.9 | V |
| High Level Output Voltage (I ₀ = 250 μA) | V _{OH} | V _{DD1} -0.9 | _ | V _{DD1} | V |
| HIGH SIDE OUTPUT PIN (HS1) | | 1 | | 1 | |
| R_{DSON} at T_J = 25 °C, and I_{OUT} - 150 mA | RON ₂₅ | | | | Ω |
| V _{SUP} > 9.0 V | | _ | 2.0 | 2.5 | |
| R_{DSON} at T_A = 125 °C, and I_{OUT} - 150 mA | RON ₁₂₅ | | | | Ω |
| V _{SUP} > 9.0 V | | _ | _ | 4.5 | |
| R_{DSON} at T_A = 125 °C, and I_{OUT} - 120 mA | RON ₁₂₅₋₂ | | | | Ω |
| 5.5 < V _{SUP} < 9.0 V | | _ | 3.5 | 5.5 | |
| Output Current Limitation | L _{LIM} | 160 | _ | 500 | mA |
| HS1 Overtemperature Shutdown | O _{VT} | 155 | _ | 190 | °C |
| HS1 Leakage Current | L _{LEAK} | - | _ | 10 | μΑ |
| Output Clamp Voltage at I _{OUT} = -10 mA | V _{CL} | | | | V |
| No Inductive Load Drive Capability | | -1.5 | _ | -0.3 | |

Notes

- 21. Push/Pull structure with tri-state condition $\overline{\text{CS}}$ high.
- 22. Output pin only. Supply from VDD1. Structure switch to ground with pull-up current source.



Characteristics noted under conditions 5.5 V \leq V_{SUP} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|--------------------|-----|-----|-----|------|
| LOGIC INPUTS (L0:L3) | | L | | | I |
| Negative Switching Threshold | V _{THN} | | | | V |
| 5.5 V < V _{SUP} < 6.0 V | | 2.0 | 2.5 | 3.0 | |
| 6.0 V < V _{SUP} < 18 V | | 2.5 | 3.0 | 3.6 | |
| 18 V < V _{SUP} < 27 V | | 2.7 | 3.2 | 3.7 | |
| Positive Switching Threshold | V _{THP} | | | | V |
| 5.5 V < V _{SUP} < 6.0 V | | 2.7 | 3.3 | 3.8 | |
| 6.0 V < V _{SUP} < 18 V | | 3.0 | 4.0 | 4.6 | |
| 18 V < V _{SUP} < 27 V | | 3.5 | 4.2 | 4.7 | |
| Hysteresis | V _{HYS} | | | | V |
| 5.5 V < V _{SUP} < 27 V | | 0.6 | _ | 1.3 | |
| Input Current | L _{IN} | | | | μΑ |
| $-0.2 \text{ V} < \text{V}_{\text{IN}} < 40 \text{ V}$ | | -10 | _ | 10 | |
| CAN SUPPLY (V2) | • | • | 1 | 1 | 1 |
| Supply Current Cell | I _{RES} | | | | mA |
| Recessive State | | _ | 1.5 | 3.0 | |
| Supply Current Cell | I _{DOM} | | | | mA |
| Dominant State without Bus Load | | _ | 2.0 | 6.0 | |
| Supply Current Cell, CAN in Sleep State Wake-up Enable | I _{SLEEP} | | | | μA |
| V2 Regulator OFF | | - | 55 | 70 | |
| Supply Current Cell, CAN in Sleep State Wake-up Disable | I _{DIS} | | | | μA |
| V2 Regulator OFF (23) | | _ | _ | 1.0 | |

Notes

23. Push/Pull structure.



Characteristics noted under conditions 5.5 V \leq V_{SUP} \leq 18 V, -40 °C \leq T_A \leq 125 °C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25 °C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|--------------------------------------|---------------------|-------|-----------------------|------|
| CANH AND CANL | 1 | | | 1 | |
| Bus Pins Common Mode Voltage | V_{CM} | -27 | _ | 40 | V |
| Differential Input Voltage (Common Mode Between -3.0 and 7.0 V) | V _{CANH-} V _{CANL} | | | | mV |
| Recessive State at RXD | | _ | _ | 500 | |
| Dominant State at RXD | | 900 | _ | _ | |
| Differential Input Hysteresis (RXD) | V _{HYS} | 100 | _ | _ | mV |
| Input Resistance | R _{IN} | 5.0 | _ | 100 | ΚΩ |
| Differential Input Resistance | R _{IND} | 10 | _ | 100 | ΚΩ |
| Unpowered Node Input Current | I _{CANUP} | _ | _ | 1.5 | mA |
| CANH Output Voltage | | | | | V |
| TXD Dominant State | V _{CANHD} | 2.75 | _ | 4.5 | |
| TXD Recessive State | V _{CANHR} | _ | _ | 3.0 | |
| CANL Output Voltage | | | | | V |
| TXD Dominant State | V _{CANLD} | 0.5 | _ | 2.25 | |
| TXD Recessive State | V _{CANLR} | 2.0 | _ | _ | |
| Differential Output Voltage | | | | | |
| TXD Dominant State | V_{DIFFD} | 1.5 | _ | 3.0 | V |
| TXD Recessive State | V_{DIFFR} | _ | _ | 100 | mV |
| CANH AND CANL | • | | | | |
| Output Current Capability (Dominant State) | | | | | mA |
| CANH | I _{CANH} | _ | _ | -35 | |
| CANL | I _{CANL} | 35 | | | |
| Overtemperature Shutdown | T _{SHUT} | 160 | 180°C | _ | °C |
| CANL Overcurrent Detection | I _{CANL/OC} | | | | mA |
| Error Reported in CANR | | 60 | _ | 200 | |
| CANH Overcurrent Detection | I _{CANH/OC} | | | | mA |
| Error Reported in CANR | | -200 | _ | -60 | |
| X AND RX | • | | | | |
| TX Input High Voltage | V _{IH} | 0.7 V _{DD} | _ | V _{DD} + 0.4 | V |
| TX Input Low Voltage | V _{ILP} | -0.4 | _ | 0.3 V _{DD} | V |
| TX High Level Input Current, VTX = V _{DD} | L _{IH} | -10 | _ | 10 | μA |
| TX Low Level Input Current, VTX = 0 V | L _{IL} | -100 | -50 | -20 | μΑ |
| RX Output Voltage High, IRX = 250 μA | V _{OH} | VDD-1 | _ | _ | V |
| RX Output Voltage Low, IRX = 1.0 mA | V _{OL} | _ | _ | 0.5 | V |



DYNAMIC ELECTRICAL CHARACTERISTICS

Table 4. Dynamic Electrical Characteristics

Characteristics noted under conditions 7.0 V \leq V_{SUP} \leq 18 V, -40°C \leq T_A \leq 125°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|----------------------|------|------|-------|------|
| IGITAL INTERFACE TIMING (SCLK, CS, MOSI, MISO) | I. | | | I. | |
| SPI Operation Frequency | F _{REQ} | 0.25 | _ | 4.0 | MHz |
| SCLK Clock Period | t _{PCLK} | 250 | _ | N/A | ns |
| SCLK Clock High Time | twsclkh | 125 | _ | N/A | ns |
| SCLK Clock Low Time | twsclkh | 125 | _ | N/A | ns |
| Falling Edge of CS to Rising Edge of SCLK | t _{LEAD} | 100 | _ | N/A | ns |
| Falling Edge of SCLK to Rising Edge of CS | t _{LAG} | 100 | _ | N/A | ns |
| MOSI to Falling Edge of SCLK | t _{SISU} | 40 | _ | N/A | ns |
| Falling Edge of SCLK to MOSI | t _{SIH} | 40 | _ | N/A | ns |
| MISO Rise Time (C _L = 220 pF) | t _{RSO} | _ | 25 | 50 | ns |
| MISO Fall Time (C _L = 220 pF) | t _{FSO} | _ | 25 | 50 | ns |
| Time from Falling or Rising Edges of CS to: | t _{SOEN} | | | | ns |
| MISO Low-impedance | t _{SODIS} | _ | _ | 50 | |
| MISO High-impedance | | _ | _ | 50 | |
| Time from Rising Edge of SCLK to MISO Data Valid | t _{VALID} | | | | ns |
| $0.2 \text{ V1} = \text{} = 0.8 \text{ V1}, C_L = 200 \text{ pF}$ | | _ | _ | 50 | |
| TATE MACHINE TIMING (CS, SCLK, MOSI, MISO, WD, INT) | • | | | • | |
| Delay Between CS Low to High Transition (End of SPI Stop Command) and | t cs stop | | | | μs |
| Stop Mode Activation Detected by V2 OFF (24) | 000.0. | 18 | _ | 34 | · |
| Interrupt Low Level Duration | t _{INT} | | | | μs |
| SBC in Stop Mode | | 7.0 | 10 | 13 | |
| Internal Oscillator Frequency | O _{SCF1} | | | | kHz |
| All Modes Except Sleep and Stop (24) | | _ | 100 | _ | |
| Internal Low Power Oscillator Frequency | O _{SCF2} | | | | kHz |
| Sleep and Stop Modes (24) | | _ | 100 | _ | |
| Watchdog Period 1 | WD ₁ | | | | ms |
| Normal and Standby Modes | | 8.58 | 9.75 | 10.92 | |
| Watchdog Period 2 | WD ₂ | | | | ms |
| Normal and Standby Modes | | 39.6 | 45 | 50.4 | |
| Watchdog Period 3 | WD ₃ | | | | ms |
| Normal and Standby Modes | | 88 | 100 | 112 | |
| Watchdog Period 4 | WD ₄ | | | | ms |
| Normal and Standby Modes | | 308 | 350 | 392 | |
| Watchdog Period Accuracy | f _{1ACC} | | | | % |
| Normal and Standby Modes | | -12 | _ | 12 | |

Notes

24. Guaranteed by design; however it is not production tested.




Characteristics noted under conditions 7.0 V \leq V_{SUP} \leq 18 V, -40°C \leq T_A \leq 125°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|---------------------|------|------|----------------|------|
| Normal Request Mode Timeout | NR _{TOUT} | | | | ms |
| Normal Request Modes | , , , , | 308 | 350 | 392 | |
| Watchdog Period 1 - Stop | WD _{1STOP} | | | | ms |
| Stop Mode | | 6.82 | 9.75 | 12.7 | |
| Watchdog Period 2 - Stop | WD _{2STOP} | | | | ms |
| Stop Mode | | 31.5 | 45 | 58.5 | |
| Watchdog Period 3 - Stop | WD _{3STOP} | | | | ms |
| Stop Mode | | 70 | 100 | 130 | |
| Watchdog Period 4 - Stop | WD _{4STOP} | | | | ms |
| Stop Mode | | 245 | 350 | 455 | |
| Stop Mode Watchdog Period Accuracy | f _{2ACC} | | | | % |
| Stop Mode | | -30 | _ | 30 | |
| Cyclic Sense/FWU Timing 1 | CS _{FWU1} | | | | ms |
| Sleep and Stop Modes | | 3.22 | 4.6 | 5.98 | |
| Cyclic Sense/FWU Timing 2 | CS _{FWU2} | | | | ms |
| Sleep and Stop Modes | | 6.47 | 9.25 | 12 | |
| Cyclic Sense/FWU Timing 3 | CS _{FWU3} | | | | ms |
| Sleep and Stop Modes | | 12.9 | 18.5 | 24 | |
| Cyclic Sense/FWU Timing 4 | CS _{FWU4} | | | | ms |
| Sleep and Stop Modes | | 25.9 | 37 | 48.1 | |
| Cyclic Sense/FWU Timing 5 | CS _{FWU5} | | | | ms |
| Sleep and Stop Modes | | 51.8 | 74 | 96.2 | |
| Cyclic Sense/FWU Timing 6 | CS _{FWU6} | | | | ms |
| Sleep and Stop Modes | | 66.8 | 95.5 | 124 | |
| Cyclic Sense/FWU Timing 7 | CS _{FWU7} | | | | ms |
| Sleep and Stop Modes | | 134 | 191 | 248 | |
| Cyclic Sense/FWU Timing 8 | CS _{FWU8} | | | | ms |
| Sleep and Stop Modes | | 271 | 388 | 504 | |
| Cyclic Sense ON Time | t _{ON} | | | | μs |
| Sleep and Stop Modes Threshold and Condition to be Added | OIV | 200 | 350 | 500 | |
| Cyclic Sense/FWU Timing Accuracy | t _{ACC} | | | | % |
| Sleep and Stop Modes | 700 | -30 | _ | 30 | |
| Delay Between SPI Command and HS1 Turn ON (25) | t _{SHSON} | _ | _ | 22 | μs |
| Delay Between SPI Command and HS1 Turn OFF (25) | t _{SHSOFF} | | _ | 22 | μs |
| Delay Between SPI and V2 Turn ON (25) | tS _{V2ON} | | | · - | |
| Standby Mode | IOV2ON | 9.0 | _ | 22 | μs |
| Delay Between SPI and V2 Turn OFF ⁽²⁵⁾ | t9 | | | | 110 |
| Normal Mode | tS _{V2OFF} | 9.0 | | 22 | μs |

Notes

25. Delay starts at falling edge of clock cycle #8 of the SPI command and start of *Turn ON* or *Turn OFF* of HS1 or V2.



Characteristics noted under conditions 7.0 V \leq V_{SUP} \leq 18 V, -40°C \leq T_A \leq 125°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|--|----------------------|-----|-----|-----|------|
| Delay Between Normal Request and Normal Mode After WD Trigger Command | tS _{NR2N} | | | | μs |
| Normal Request Mode | | 15 | 35 | 70 | |
| Delay Between SPI and CAN Normal Mode | tS _{CANN} | | | | μs |
| SBC Normal Mode ⁽²⁶⁾ | | _ | _ | 10 | |
| Delay Between SPI and CAN Normal Mode | tS _{CANS} | | | | μs |
| SBC Normal Mode ⁽²⁶⁾ | | _ | _ | 10 | |
| Delay Between CS Wake-up (CS Low to High) and SBC Normal Request Mode (V _{DD1} on and Reset High) | tW CS | | | | μs |
| SBC in Stop Mode | | 15 | 40 | 90 | |
| Delay Between CS Wake-up (CS Low to High) and First Accepted API | tW _{SPI} | | | | μs |
| Command SBC in Stop Mode | | 90 | _ | N/A | |
| Delay Between INT Pulse and First SPI Command Accepted | tS _{1STSPI} | 20 | _ | | μs |
| In Stop Mode After Wake-up | | | | N/A | |

| Wake-up Filter Time | t _{WUF} | 8.0 | 20 | 38 | μs | l |
|---------------------|------------------|-----|----|----|----|---|
|---------------------|------------------|-----|----|----|----|---|

CAN MODULE-SIGNAL EDGE RISE AND FALL TIMES (CANH, CANL)

| Dominant State Timeout | t _{DOUT} | 200 | 360 | 520 | μs |
|--|-------------------|-----|-----|-----|----|
| Propagation Loop Delay TX to RX, Recessive to Dominant | t _{LRD} | | | | ns |
| Slew Rate 3 | | 70 | 140 | 210 | |
| Slew Rate 2 | | 80 | 155 | 225 | |
| Slew Rate 1 | | 100 | 180 | 255 | |
| Slew Rate 0 | | 110 | 220 | 310 | |
| Propagation Delay TX to CAN | t _{TRD} | | | | ns |
| Slew Rate 3 | | 20 | 65 | 110 | |
| Slew Rate 2 | | 40 | 80 | 150 | |
| Slew Rate 1 | | 60 | 120 | 200 | |
| Slew Rate 0 | | 100 | 160 | 300 | |
| Propagation Delay CAN to RX, Recessive to Dominant | t _{RRD} | 30 | 80 | 140 | ns |
| Propagation Loop Delay TX to RX, Dominant to Recessive | t _{LDR} | | | | ns |
| Slew Rate 3 | | 70 | 120 | 170 | |
| Slew Rate 2 | | 90 | 135 | 180 | |
| Slew Rate 1 | | 100 | 160 | 220 | |
| Slew Rate 0 | | 130 | 200 | 260 | |
| Propagation Delay TX to CAN | t _{TDR} | | | | ns |
| Slew Rate 3 | | 60 | 110 | 130 | |
| Slew Rate 2 | | 65 | 120 | 150 | |
| Slew Rate 1 | | 75 | 150 | 200 | |
| Slew Rate 0 | | 90 | 190 | 300 | |
| Propagation Delay CAN to RX, Dominant to Recessive | t _{RDR} | 20 | 40 | 60 | |

Notes

26. Guaranteed by design; however, it is not production tested.



Characteristics noted under conditions 7.0 V \leq V_{SUP} \leq 18 V, -40°C \leq T_A \leq 125°C, GND = 0 V, unless otherwise noted. Typical values noted reflect the approximate parameter means at T_A = 25°C under nominal conditions, unless otherwise noted.

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|------------------|-----|------|-----|------|
| Non Differential Slew Rate (CANL or CANH) | | | | | V/µs |
| Slew Rate 3 | t _{SL3} | 4.0 | 19 | 40 | |
| Slew Rate 2 | t _{SL2} | 3.0 | 13.5 | 20 | |
| Slew Rate 1 | t _{SL1} | 2.0 | 8.0 | 15 | |
| Slew Rate 0 | t _{SL0} | 1.0 | 5.0 | 10 | |




Figure 4. Wake-up Block Diagram

The block diagram in Figure 4 illustrates how the wake-up signal is generated. First the CAN signal is detected by a low consumption receiver (WU receiver). Then the signal passes through a pulse width filter, which discards the undesired pulses. The pulse must have a width bigger than $0.5 \,\mu s$ and smaller than $500 \,\mu s$ to be accepted. When a pulse is discarded the pulse counter is reset and no wake signal is generated, otherwise when a pulse is accepted the pulse counter is incremental and after three pulses the wake signal is asserted.





Figure 5. Transient Test Pulse for L0:L3 Inputs

Each one of the pulses must be spaced by no more than 500 µs. In that case, the pulse counter is reset and no wake signal is generated. This is accomplished by the wake timeout generator. The wake-up cycle is completed (and the wake flag reset) when the CAN interface is brought to *CAN Normal* mode.

The wake-up capability of the CAN can be disabled, refer to SPI interface and register section, CAN register.





Note: Waveform in accordance to ISO 7637 part1, test pulses 1, 2, 3a and 3b.

Figure 6. Transient Test Pulses for CANH/CANL





Figure 7. Transceiver AC Characteristics



TIMING DIAGRAMS



Notes:

Incoming data at MOSI pin is sampled by the SBC at SCLK falling edge.

Outgoing data at MISO pin is set by the SBC at SCLK rising edge (after t_{VALID} delay time).

Figure 8. SPI Timing Characteristics



FUNCTIONAL DESCRIPTION

INTRODUCTION

The 33989 is an integrated circuit dedicated to automotive applications. Its functions include:

- · One full protected voltage regulator with 200 mA total output current capability available at the VDD1 external pin
- · Driver for an external path transistor for the V2 regulator function
- · Reset, programmable watchdog function, interrupt, and four operational modes
- · Programmable wake-up input and Cyclic Sense wake-up
- · CAN high speed physical interface

FUNCTIONAL PIN DESCRIPTION

RECEIVE AND TRANSMIT DATA (RXD AND TXD)

The RX and TX pins (receive data and transmit data pins, respectively) are connected to a microcontroller's CAN protocol handler. TXD is an input and controls the CANH and CANL line state (dominant when TXD is LOW, recessive when TXD is HIGH). RXD is an output and reports the bus state (RXD LOW when CAN bus is dominant, HIGH when CAN bus is recessive).

VOLTAGE DIGITAL DRAIN ONE (VDD1)

The VDD1 pin is the output pin of the 5.0 V internal regulator. It can deliver up to 200 mA. This output is protected against overcurrent and overtemperature. It includes an overtemperature pre-warning flag, which is set when the internal regulator temperature exceeds 130 °C typical. When the temperature exceeds the overtemperature shutdown (170 °C typical), the regulator is turned off.

VDD1 includes an undervoltage reset circuitry, which sets the \overline{RST} pin LOW when V_{DD1} is below the undervoltage reset threshold.

RESET (RST)

The Reset pin \overline{RST} is an output that is set LOW when the device is in reset mode. The \overline{RST} pin is set HIGH when the device is not in reset mode. \overline{RST} includes an internal pull-up current source. When \overline{RST} is LOW, the sink current capability is limited, allowing \overline{RST} to be shorted to 5.0 V for software debug or software download purposes.

INTERRUPT (INT)

The Interrupt pin $\overline{\text{INT}}$ is an output that is set LOW when an interrupt occurs. $\overline{\text{INT}}$ is enabled using the Interrupt Register (INTR). When an interrupt occurs, $\overline{\text{INT}}$ stays LOW until the interrupt source is cleared.

INT output also reports a wake-up event by a 10 μs typical pulse when the device is in Stop mode.

VOLTAGE SOURCE TWO (V2)

The V2 pin is the input sense for the V2 regulator. It is connected to the external series pass transistor. V2 is also the 5.0 V supply of the internal CAN interface. It is possible to connect V2 to an external 5.0 V regulator or to the VDD1 output when no external series pass transistor is used. In this case, the V2CTRL pin must be left open.

VOLTAGE SOURCE 2 CONTROL (V2CTRL)

The V2CTRL pin is the output drive pin for the V2 regulator connected to the external series pass transistor.

VOLTAGE SUPPLY (VSUP)

The VSUP pin is the battery supply input of the device.

HIGH-SIDE ONE (HS1)

The HS1 pin is the internal high side driver output. It is internally protected against overcurrent and overtemperature.

LEVEL 0-3 INPUTS (L0:L3)

The L0:L3 pins can be connected to contact switches or the output of other ICs for external inputs. The input states can be read by SPI. These inputs can be used as wake-up events for the SBC when operating in the Sleep or Stop mode.



CAN HIGH AND CAN LOW OUTPUTS (CANH AND CANL)

The CAN High and CAN Low pins are the interfaces to the CAN bus lines. They are controlled by TX input level, and the state of CANH and CANL is reported through RX output. A 60 Ω termination resistor is connected between CANH and CANL pins.

SYSTEM CLOCK (SCLK)

SCLK is the System Clock input pin of the serial peripheral interface.

MASTER IN SLAVE OUT (MISO)

MISO is the Master In Slave Out pin of the serial peripheral interface. Data is sent from the SBC to the microcontroller through the MISO pin.

MASTER OUT SLAVE IN (MOSI)

MOSI is the Master Out Slave In pin of the serial peripheral interface. Control data from a microcontroller is received through this pin.

CHIP SELECT (CS)

 $\overline{\text{CS}}$ is the Chip Select pin of the serial peripheral interface. When this pin is LOW, the SPI port of the device is selected.

WATCHDOG (WD)

The Watchdog output pin is asserted LOW to flag that the software watchdog has not been properly triggered.



FUNCTIONAL DEVICE OPERATION

DEVICE SUPPLY

The device is supplied from the battery line through the VSUP pin. An external diode is required to protect against negative transients and reverse battery. It can operate from 4.5 V and under the jump start condition at 27 Vdc. This pin sustains standard automotive voltage conditions such as load dump at 40 V. When V_{SUP} falls below 3.0 V typical the 33989 detects it and stores the information into the SPI register in a bit called *BATFAIL*. This detection is available in all operation modes.

The device incorporates a battery early warning function, providing a maskable interrupt when the V_{SUP} voltage is below 6.0 V typical. A hysteresis is included. Operation is only in Normal and Standby modes. V_{SUP} low is reported in the Input/Output Register (IOR).

VDD1 VOLTAGE REGULATOR

The VDD1 Regulator is a 5.0 V output voltage with output current capability up to 200 mA. It includes a voltage monitoring circuitry associated with a reset function. The VDD1 regulator is fully protected against overcurrent and short-circuit. It has over temperature detection warning flags (bit V_{DDTEMP} in MCR and interrupt registers), and overtemperature shutdown with hysteresis.

V2 REGULATOR

V2 Regulator circuitry is designed to drive an external path transistor increasing output current flexibility. Two pins are used to achieve the flexibility. Those pins are V2 and V2 control. The output voltage is 5.0 V and is realized by a tracking function of the VDD1 regulator. The recommended ballast transistor is MJD32C. Other transistors can be used; however, depending upon the PNP gain an external resistor-capacitor network might be connected. The V2 is the supply input for the CAN cell. The state of V2 is reported in the IOR (bit V2LOW set to 1 if V2 is below 4.5 V typical).

HS1 VBAT SWITCH OUTPUT

The HS1 output is a $2.0~\Omega$ typical switch from the VSUP pin. It allows the supply of external switches and their associated pull-up or pull-down circuitry, in conjunction with the wake-up input pins, for example. Output current is limited to 200~mA and HS1 is protected against short-circuit and has an overtemperature shutdown (bit HS10T in IOR and bit HS10T-V2LOW in $\overline{\text{INT}}$ register). The HS1 output is controlled from the internal register and the SPI. Because of an internal timer, it can be activated at regular intervals in Sleep and Stop modes. It can also be permanently turned on in Normal or Standby modes to drive loads or supply peripheral components. No internal clamping protection circuit is implemented, thus a dedicated external protection circuit is required in case of inductive load drive.

BATTERY FALL EARLY WARNING

Refer to the discussion under the heading: Device Supply.

INTERNAL CLOCK

The device has an internal clock used to generate all timings (Reset, Watchdog, Cyclic Wake-up, Filtering Time, etc.). Two oscillators are implemented. A high accuracy (±12 percent) used in Normal Request, Normal and Standby modes, and a low accuracy (±30 percent) used in Sleep and Stop modes.

OPERATIONAL MODES

FUNCTIONAL MODES

The device has four primary operation modes:

- 1. Standby mode
- 2. Normal mode
- 3. Stop mode
- 4. Sleep mode

All modes are controlled by the SPI. An additional temporary mode called Normal Request mode is automatically accessed by the device after reset or wake-up from Stop mode. A Reset (RST) mode is also implemented. Special modes and configuration are possible for debug and program MCU flash memory.



STANDBY MODE

Only regulator 1 is ON. Regulator 2 is turned OFF by disabling the V2 control pin. Only the wake-up capability of the CAN interface is available. Other functions available are wake-up input reading through SPI and HS1 activation. The Watchdog is running.

NORMAL MODE

In this mode, both regulators are ON. This corresponds to the normal application operation. All functions are available in this mode (Watchdog, wake-up input reading through SPI, HS1 activation, CAN communication). The software Watchdog is running and must be periodically cleared through SPI.

STOP MODE

Regulator 2 is turned OFF by disabling the V2 control pin. The regulator 1 is activated in a special low power mode, allowing to deliver few mA. The objective is to maintain the MCU of the application supplied while it is turned into power saving condition (i.e Stop or Wait modes). In Stop mode the device supply current from V_{BAT} is very low.

When the application is in Stop mode (both MCU and SBC), the application can wake-up from the SBC side (for example: cyclic sense, forced wake-up, CAN message, wake-up inputs and overcurrent on VDD1), or the MCU side (key wake-up, etc.).

Stop mode is always selected by the SPI. In Stop mode the software Watchdog can be *running* or *idle* depending upon selection by the SPI (RCR, bit WDSTOP). To clear the watchdog, the SBC must be awakened by a $\overline{\text{CS}}$ pin (SPI wake-up). In Stop mode, SBC wake-up capability are identical as in Sleep mode. Please refer to Table 5.

SLEEP MODE

Regulators 1 and 2 are OFF. The current from VSUP pin is reduced. In this mode, the device can be awakened internally by cyclic sense via the wake-up inputs pins and HS1 output, from the *forced wake-up* function and from the CAN physical interface. When a wake-up occurs the SBC goes first into reset mode before entering Normal Request mode.

RESET MODE

In this mode, the Reset (\overline{RST}) pin is low and a timer is running for a time \overline{RST}_{DUR} . After this time is elapsed, the SBC enters Normal Request mode. Reset mode is entered if a reset condition occurs (V_{DD1} low, watchdog timeout or watchdog trigger in a closed window).

NORMAL REQUEST MODE

This is a temporary mode automatically accessed by the device after the reset mode, or after the SBC wake-up from Stop mode. After wake-up from the Sleep mode or after the device power-up, the SBC enters the Reset mode before entering the Normal Request mode. After a wake-up from the Stop mode, the SBC enters Normal Request mode directly.

In Normal Request mode the VDD1 regulator is ON, V2 is OFF, the reset pin is high. As soon as the device enters the Normal Request mode an internal 350 ms timer is started. During these 350 ms the microcontroller of the application must address the SBC via the SPI, configuring the Watchdog register. This is the condition for the SBC to stop the 350 ms timer and to go into the Normal or Standby mode and to set the watchdog timer according to configuration.

NORMAL REQUEST ENTERED AND NO WD CONFIGURATION OCCURS

In case the Normal Request mode is entered after SBC power-up, or after a wake-up from Stop mode, and if no $\overline{\text{WD}}$ configuration occurs while the SBC is in Normal Request mode, the SBC goes to Reset mode after the 350 ms time period is expired before again going into Normal Request mode. If no $\overline{\text{WD}}$ configuration is achieved, the SBC alternatively goes from Normal Request into reset, then Normal Request modes etc.

In case the Normal Request mode is entered after a wake-up from Sleep mode, and if no WD configuration occurs while the SBC is in Normal Request mode, the SBC goes back to Sleep mode.

APPLICATION WAKE-UP FROM SBC SIDE

When an application is in Stop mode, it can wake-up from the SBC side. When a wake-up is detected by the SBC (for example, CAN, Wake-up input, etc.) the SBC turns itself into Normal Request mode and generates an interrupt pulse at the INT pin.



APPLICATION WAKE-UP FROM MCU SIDE

When application is in Stop mode, the wake-up event may come from the MCU side. In this case the MCU signals to the SBC by a low to high transition on the $\overline{\text{CS}}$ pin. Then the SBC goes into Normal Request mode and generates an interrupt pulse at the $\overline{\text{INT}}$ pin.

STOP MODE CURRENT MONITOR

If the VDD1 output current exceed an internal threshold (I_{DD1SWU}), the SBC goes automatically into Normal Request mode and generates an interrupt at the INT pin. The interrupt is not maskable and the interrupt register will has no flag set.

INTERRUPT GENERATION WHEN WAKE-UP FROM STOP MODE

When the SBC wakes up from Stop mode, it first enters the Normal Request mode before generating a pulse (10 µs typical) on the INT pin. These interrupts are not maskable, and the wake-up event can be read through the SPI registers (CANWU bit in Reset Control Register (RCR) and LCTRx bit in Wake-up Register (WUR). In case of wake-up from Stop mode over current or from forced wake-up, no bit is set. After the INT pulse the SBC accept SPI command after a time delay (t_{S1STSPI} parameter).

SOFTWARE WATCHDOG IN STOP MODE

If Watchdog is enabled, the MCU has to wake-up independently of the SBC before the end of the SBC watchdog time. In order to do this, the MCU must signal the wake-up to the SBC through the SPI wake-up (CS activation). The SBC then wakes up and jumps into the Normal Request mode. MCU has to configured the SBC to go to either Normal or Standby mode. The MCU can then decide to go back again to Stop mode.

When there is no MCU wake-up occurring within the watchdog timing, the SBC activates the Reset pin, jumping into the Normal Request mode. The MCU can then be initialized.

STOP MODE ENTER COMMAND

Stop mode is entered at the end of the SPI message, and at the rising edge of the $\overline{\text{CS}}$. Please refer to the t $\overline{\text{CSSTOP}}$ data in the Dynamic Electrical Characteristics.

Once Stop mode is entered the SBC could wake-up from the V1 regulator overcurrent detection. In order to allow time for the MCU to complete the last CPU instruction, allowing the MCU to enter its low power mode, a deglitcher time of typical 40 µs is implemented.

Figure 9 indicates the operation to enter Stop mode.




Figure 9. Operation Entering Stop Mode

RESET AND WATCHDOG PINS, SOFTWARE WATCHDOG OPERATIONS

SOFTWARE WATCHDOG (SELECTABLE WINDOW OR TIMEOUT WATCHDOG)

Software watchdog uses in the SBC Normal and Standby modes is to monitor MCU. The Watchdog can be either window or timeout. This is selectable by SPI (register TIM1, bit WDW). Default is window watchdog. The period for the watchdog is selectable from the SPI from 10 ms to 350 ms (register TIM1, bits WDT0 and WDT1). When the window watchdog is selected, the closed window is the first part of the selected period, and the open window is the second part of the period. Refer to the SPI



TIM register description. Watchdog can only be cleared within the open window time. An attempt to clear the watchdog in the closed window will generate a reset. Watchdog is cleared through SPI by addressing the TIM1 register.

RESET PIN DESCRIPTION

A reset output is necessary and available to reset the microcontroller. Modes 1 and 2 are available for the reset pin (please refer to <u>Table 5</u> for reset pin operation).

Reset causes when SBC is in mode 1:

- V_{DD1} falling out of range If V_{DD1} falls below the reset threshold (parameter R_{STTH}), the RST pin is pulled low until V_{DD1} returns to the normal voltage.
- Power-on reset At device power-on or at device wake-up from Sleep mode, the reset is maintained low until V_{DD1} is within
 its operation range.

Watchdog timeout — If watchdog is not cleared, the SBC will pull the reset pin low for the duration of the reset time (parameter RST_{DUR)}.

Table 5. Reset and Watchdog Output Operation

| Events | Mode | WD Output | Reset Output |
|---|--------------------|-------------|--------------|
| Devices Power-up | 1 or 2 (Safe Mode) | Low to High | Low to High |
| V _{DD1} Normal Watchdog Properly Triggered | 1 | High | High |
| V _{DD1} < RST _{TH} | 1 | High | Low |
| Watchdog Timeout Reached | 1 | Low (Note) | Low |
| V _{DD1} Normal Watchdog Properly Triggered | 2 (Safe Mode) | High | High |
| V _{DD1} < RST _{TH} | 2 (Safe Mode) | High | Low |
| Watchdog Timeout Reached | 2 (Safe Mode) | Low (Note) | High |

Notes

27. WD stays low until the Watchdog register is properly addressed through SPI.

In Mode 2, the reset pin is not activated in case of Watchdog timeout. Please refer to Table 6 for more detail.

For debug purposes at 25 °C, the Reset pin can be shorted to 5.0 V because of its internal limited current drive capability.

RESET AND WATCHDOG OPERATION: MODES1 AND 2

Watchdog and Reset functions have two modes of operation:

- 1. Mode 1
- 2. Mode 2 (also called Safe mode)

These modes are independent of the SBC modes (Normal, Standby, Sleep, and Stop). Modes 1 and 2 selection is achieved through the SPI (register MCR, bit SAFE). Default mode after reset is Mode 1.

Table 5 provides Reset and Watchdog output mode

of operation. Two modes (modes 1 and 2) are available and can be selected through the SPI Safe bit. Default operation, after reset or power-up, is Mode 1.

In both modes reset is active at device power-up and wake-up.

- In mode 1–Reset is activated in case of V_{DD1} fall or watchdog not triggered. WD output is active low as soon as reset goes low. It remains low as long as the watchdog is not properly re-activated by the SPI.
- In mode 2–(Safe mode) Reset is not activated in case of watchdog fault. WD output has the same behavior as in mode 1–The Watchdog output pin is a push-pull structure driving external components of the application for signal instance of an MCU wrong operation.



Table 6. Table of Operation

| Mode | Voltage Regulator HS1 Switch | Wake-up Capabilities (if enabled) | Reset Pin | ĪNT | Software Watchdog | CAN Cell |
|----------------------|--|--|--|--|--|---|
| Normal Request | V _{DD1} :ON V2:OFF HS1:OFF | _ | Low for Reset-DUR Time, then High | _ | _ | _ |
| Normal | V _{DD1} :ON V2:ON HS1:Controllable | _ | Normally High Active Low if WD or V _{DD1} undervoltage occurs (and mode 1 selected) | If Enabled, Signal Failure (V _{DD1} Pre- Warning Temp, CAN, HS1) | Running | Tx/Rx |
| Standby | V _{DD1} :ON V2:OFF HS1:Controllable | _ | Same as Normal Mode | Same as Normal Mode | Running | Low Power |
| Stop | V _{DD1} :ON (Limited Current Capability) V2:OFF HS1:OFF or Cyclic | CAN SPI L0:L3 Cyclic Sense Forced Wake-up I _{DD1} Over Current | Normally High Active Low if WD (29) or V _{DD1} Undervoltage Occurs | Signal SBC Wake- up and IDD > I _{DD1S/WU} (Not Maskable) | Running if Enabled Not Running if Disabled | Low Power Wake-up Capability if Enabled |
| Sleep | V _{DD1} :OFF V2:OFF HS1:OFF or Cyclic | CAN SPI L0:L3 Cyclic Sense Forced Wake-up | Low | Not Active | Not Running | Low Power Wake-up Capability if Enabled |
| Debug Normal | Same as Normal | _ | Normally High Active Low if V _{DD1} Undervoltage Occurs | Same as Normal | Not Running | Same as Normal |
| Debug Standby | Same as Standby | _ | Normally High Active Low if V _{DD1} Undervoltage Occurs | Same as Standby | Not Running | Same as Standby |
| Stop Debug | Same as Stop | Same as Stop | Normally High Active Low if V _{DD1} Undervoltage Occurs | Same as Stop | Not Running | Same as Stop |
| Flash Programming | Forced Externally | _ | Not Operating | Not Operating | Not Operating | Not Operating |

Notes

28. Always enable.

29. If enabled.






Figure 10. Reset and Watchdog Functions Diagram in Modes 1 and 2

WAKE-UP CAPABILITIES

Several wake-up capabilities are available for the device when it is in Sleep, or Stop modes. When a wake-up has occurred, the wake-up event is stored into the WUR or CAN registers. The MCU can then access to the wake-up source. The wake-up options are able to be selected through the SPI while the device is in Normal or Standby mode and prior to entering low power mode (Sleep or Stop mode). When a wake-up occurs from sleep mode the device activates V_{DD1}. It generates an interrupt if wake-up occurs from Stop mode.

WAKE-UP FROM WAKE-UP INPUTS (L0:L3) WITHOUT CYCLIC SENSE

The wake-up lines are dedicated to sense external switch states and if changes occur to wake-up the MCU (in Sleep or Stop modes). The wake-up pins are able to handle 40 V DC. The internal threshold is 3.0 V typical and these inputs can be used as an input port expander. The wake-up inputs state are read through SPI (register WUR).

In order to select and activate direct wake-up from the LX inputs, the WUR register must be configured with the appropriate level sensitivity. Additionally, the LPC register must be configured with 0x0 data (bits LX2HS1and HS1AUTO are set at 0).

Level sensitivity is selected by WUR register. Level sensitivity is configured by a pair of Lx inputs: L0 and L1 level sensitivity are configured together while L2 and L3 are configured together.

CYCLIC SENSE WAKE-UP (CYCLIC SENSE TIMER AND WAKE-UP INPUTS L0, L1, L2, L3)

The SBC can wake-up upon state change of one of the four wake-up input lines (L0, L1, L2 and L3) while the external pull-up or pull down resistor of the switches associated to the wake-up input lines are biased with HS1 VSUP switch. The HS1 switch is activated in Sleep or Stop modes from an internal timer. Cyclic Sense and Forced Wake-up are exclusive. If Cyclic Sense is enabled the forced wake-up can not be enabled.

In order to select and activate the cyclic sense wake-up from the Lx inputs the WUR register must be configured with the appropriate level sensitivity, and the LPC register must be configured with 1xx1 data (bit LX2HS1 set at 1 and bit HS1AUTO set at 1). The wake-up mode selection (direct or cyclic sense) is valid for all 4 wake-up inputs.

FORCED WAKE-UP

The SBC can wake-up automatically after a predetermined time spent in Sleep or Stop mode. Cyclic sense and Forced wake-up are exclusive. If Forced wake-up is enabled (FWU bit set to 1 in LPC register) the Cyclic Sense can not be enabled.

CAN INTERFACE WAKE-UP

The device incorporates a high-speed 1MBaud CAN physical interface. Its electrical parameters for the CANL, CANH, RX and TX pins are compatible with ISO 11898 specification (ISO 11898: 1993(E)). The control of the CAN physical interface operation is accomplished through the SPI. CAN modes are independent of the SBC operation modes.

The device can wake-up from a CAN message if the CAN wake-up is enabled. Please refer to the CAN module description for detail of wake-up detection.



SPI WAKE-UP

The device can wake-up by the $\overline{\text{CS}}$ pin in Sleep or Stop modes. Wake-up is detected by the $\overline{\text{CS}}$ pin transition from low to a high level. In Stop mode, this corresponds with the condition where the MCU and SBC are in Stop mode; and when the application wake-up event comes through the MCU.

DEVICE POWER-UP, SBC WAKE-UP

After device or system power-up, or after the SBC wakes up from Sleep mode, it enters into Reset mode prior to moving into Normal Request mode.

DEBUG MODE: HARDWARE AND SOFTWARE DEBUG WITH THE SBC

When the SBC is mounted on the same printed circuit board as the microcontroller it supplies, both application software and SBC dedicated routine must be debugged. The following features allow debug of the software by allowing the possibility of disabling the SBC internal software Watchdog timer.

DEVICE POWER-UP, RESET PIN CONNECTED TO VDD1

At SBC power-up the VDD1 voltage is provided, but if no SPI communication occurs to configure the device, a reset occurs every 350 ms. In order to allow software debug and avoid MCU reset, the Reset pin can be connected directly to VDD1 by a jumper.

DEBUG MODES WITH SOFTWARE WATCHDOG DISABLED THOUGH SPI (NORMAL DEBUG, STANDBY AND STOP DEBUG)

The Watchdog software can be disabled through SPI. To avoid unwanted watchdog disable while limiting the risk of disabling Watchdog during SBC normal operation, the watchdog disable must be achieved the following sequence:

- Step 1–Power down the SBC
- Step 2-Power-up the SBC (The BATFAIL bit is set, allowing the SBC to enter Normal Request mode)
- Step 3–Write to TIM1 register allowing SBC entering Normal mode
- Step 4—Write to MCR register with data 0000, enabling the Debug mode. Complete SPI byte: 000 1 0000
- Step 5-Write to MCR register normal debug (0001x101)
- Step 6–To leave the Debug mode, write 0000 to MCR register

While in Debug mode, the SBC can be used without having to clear the $\overline{\text{WD}}$ on a regular basis to facilitate software and hardware debug.

At Step 2, the SBC is in Normal Request. Steps 3, 4, and 5 should be completed consecutively and within the 350 ms time period of the Normal Request mode. If this step is not accomplished in a timely manner, the SBC will go into Reset mode, entering Normal Request again.

When the SBC is in Debug mode, and set in Stop Debug or Sleep Debug, when a wake-up occurs the SBC enters Normal Request mode for a time period of 350 ms. To avoid the SBC generating a reset (enter Reset mode) the desired next Debug mode (Normal Debug or Standby Debug) should be configured within the 350 ms time period of the Normal Request mode. For details, please refer to State Machine in Debug mode, <u>Figure 16</u>.

To avoid entering Debug mode after a power-up, first read BATFAIL bit (MCR read) and write 0000 into MCR. Figure 15 illustrates the Debug mode enter.




Figure 11. Debug Mode Enter



MCU FLASH PROGRAMMING CONFIGURATION

To download software into the application memory (\underline{MCU} EEPROM or Flash) the SBC capabilities allows the V_{DD1} to be forced by an external power supply to 5.0 V; the reset and WD outputs by external signal sources are forced to zero or 5.0 V, both without damage. This allows, for example, supply of the complete application board by external power supply, applying the correct signal to reset pins. No function of the SBC is operating.

Due to pass transistor from VDD1 to VSUP, supplying the device from VDD1 \underline{pin} biases the VSUP pin. Therefore, V_{SUP} should not be forced to a value above 5.0 V. The Reset pin is periodically pulled low for \overline{RST}_{DUR} time (3.4 ms typical) before being pulled to V_{DD1} for 350 ms typical. During the time reset is low, the reset pin sinks 5.0 mA maximum (L_{PDW} parameter).





Figure 12. Simplified Schematic for Flash Programming

PACKAGE AND THERMAL CONSIDERATION

The device is proposed in a standard surface mount SOIC28 package. In order to improve the thermal performances of the SOIC28 package, eight pins are internally connected to the lead frame and are used for heat transfer to the printed circuit board.

<u>Table 6</u> describes the SBC operation modes. Normal, Stand-by, and Stop Debug modes are entered through special sequence described in the Debug mode paragraph.





(1) (2) (3) (4) denotes priority

STATE MACHINE DESCRIPTION:

- 30. Nostop = Nostop bit = 1
- 31. ! Nostop = Nostop bit = 0
- 32. BATFAIL = Batfail bit = 1
- 33. ! BATFAIL = Batfail bit = 0
- 34. V_{DD1} Over Temperature = V_{DD1} thermal shutdown occurs
- 35. V_{DD1} low = V_{DD1} below reset threshold
- 36. V_{DD1} low >100 ms = V_{DD1} below reset threshold for more than 100 ms
- 37. WD: Trigger = TIM1 register write operation.
- 38. V_{SUP} > BFew = V_{SUP} > Battery Fall Early Warning (6.1 V typical)
- 39. WD: Timeout = TIM1 register not written before WD timeout period expired, or WD written in incorrect time window if window WD selected (except stop mode). In Normal Request mode timeout is 355 ms p2.2 (350 ms p3) ms.
- 40. SPI: Sleep = SPI write command to MCR register, data sleep
- 41. SPI: Stop = SPI write command to MCR register, data stop
- 42. SPI: Normal = SPI write command to MCR register, data normal
- 43. SPI: Stand-by = SPI write command to MCR register, data stand-by

Figure 13. State Machine (Not Valid in Debug Modes)

Notes These two SPI commands must be sent consecutively in this sequence.

30. If WD activated.






Figure 14. Behavior at SBC Power-up





Figure 15. Transitions to Enter Debug Modes





- (1) If Stop mode entered, it is entered without watchdog, no matter the WDSTOP bit.
- (E) Debug mode entry point (Step 5 of the Debug mode entering sequence).
- (R) Represents transitions to Reset mode due to V_{DD1} low.

Figure 16. Simplified State Machine in Debug Modes

LOGIC COMMANDS AND REGISTERS

SPI INTERFACE AND REGISTER DESCRIPTION

<u>Table 7</u> illustrates a register, an 8-bit SPI. The first three bits are used to identify the internal SBC register address. Bit four is a read/write bit. The last four bits are *Data Send* from MCU to SBC, or read back from SBC to MCU.

There is no significance during write operation state of MISO.

During read operation only the final four bits of MISO have a meaning (content of the accessed register).

The following tables describe the SPI register list, and register bit meaning.

Registers reset value is also described along with the reset condition. Reset condition is the condition causing the bit to be set at the reset value.

Table 7. Data Format Description

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| A2 | A1 | A0 | R/W | D3 | D2 | D1 | D0 |

Read operation: R/W Bit = 0
Write operation: R/W Bit = 1
Possible reset conditions include:



SBC Reset: Power-On Reset POR

SBC Mode Transition: NR2R - Normal Request to Reset Mode

NR2N - Normal Request to Normal Mode

NR2STB - Normal Request to Standby

Mode

N2R - Normal to Reset Mode
STB2R - Standby to Reset Mode
STO2R - Stop to Reset Mode

STO2NR - Stop to Normal Request

SBC Mode: RESET - SBC in Reset Mode

Table 8. List of Registers

| Name | Address | Description | Comment and Use |
|------|---------|------------------------------------|--|
| MCR | \$000 | Mode Control Register | Write: Control of Normal, Standby, Sleep, Stop, Debug Modes Read: BATFAIL flag and other status bits and flags |
| RCR | \$001 | Reset Control Register | Write: Configuration for reset voltage level, Safe bit, Stop mode Read: CAN wake-up and CAN failure status bits |
| CAN | \$010 | CAN Control Register | Write: CAN module control: TX/RX and Sleep modes, slope control, wake enable/disable Read: CAN wake-up and CAN failure status bits |
| IOR | \$011 | I/O Control Register | Write: HS1 (High Side switch) control in Normal and Standby mode Read: HS1 over temp bit, V _{SUP} and V2 Low status |
| WUR | \$100 | Wake-up Input Register | Write: Control of wake-up input polarity Read: Wake-up input and real time LX input state |
| TIM | \$101 | Timing Register | Write: TIM1, Watchdog timing control, window, or Timeout mode Write: TIM2, Cyclic sense and force wake-up timing selection |
| LPC | \$110 | Low Power Mode Control Register | Write: Control HS1 periodic activation in Sleep and Stop modes, force wake-up |
| ĪNT | \$111 | Interrupt Register | Write: Interrupt source configuration Read: INT source |

NOTE: For SPI Operation

In case a low pulse is asserted by the device on the \overline{RST} output pin during a SPI message, the SPI message can be corrupted. An \overline{RST} low pulse is asserted in 2 cases:

Case 1: W/D refresh issue: The MCU does not perform the SPI watchdog refresh command before the expiration of the timeout (in Normal mode or Normal Request mode and if the "Timeout watchdog" option is selected), or the SPI watchdog refresh command is performed in the closed window (in Normal mode and if "Window watchdog" option is selected).

Case 2: V_{DD} undervoltage condition: V_{DD} falls below the V_{DD} undervoltage threshold.

Message corruption means that the targeted register address can be changed, and another register is written. <u>Table 9</u> shows the various cases and impacts on SPI register address:

Table 9. Possible Corrupted Registers In Case of RST Pulse During SPI Communication

| | | Resulting Written register | | | | | |
|---------------------|----------|----------------------------|-------|-------|-------|-------|--|
| | | Register | MCR | RCR | CAN | IOR | |
| | | Address | \$000 | \$001 | \$010 | \$011 | |
| Target | Register | Address | | | | | |
| written register | CAN | \$010 | Х | | | | |
| Ü | IOR | \$011 | | Х | | | |
| | WUR | \$100 | Х | | | | |
| | TIM1/2 | \$101 | | Х | | | |
| | LPC | \$110 | Х | | Х | | |
| | INTR | \$111 | | Х | | Х | |

Four registers can be corrupted: MCR, RCR, CAN, and IOR registers. As examples:

- · write to CAN register can end up as write to MCR register, or
- · write to TIM1 register can end up as write to RCR register

To avoid the previously described behavior, it is recommended to write into the MCR, RCR, CAN, and IOR registers with the expected configuration, after each $\overline{\text{RST}}$ assertion.

In the application, a RST low pulse leads to an MCU reset and a software restart. By applying this recommendation, all registers will be written with the expected configuration.

Mode Control Register (MCR)

Table 10 provides Mode Control Register data.

Table 10. MCR Register

| MCR | | D3 | D2 | D1 | D0 |
|-----------------|---|--------------|------------|------------|------------|
| \$000B | W | _ | MCTR2 | MCTR1 | MCTR0 |
| | R | BATFAIL (31) | VDDTEMP | GFAIL | WDRST |
| Reset Value | | _ | 0 | 0 | 0 |
| Reset Condition | | _ | POR, RESET | POR, RESET | POR, RESET |

Notes

31. Bit BATFAIL cannot be set by SPI. BATFAIL is set when V_{SUP} falls below 3.0 V.

Table 11. MCR Control Bits

| MCTR2 | MCTR1 | MCTR0 | SBC Mode | Description |
|-------|-------|-------|-------------------------|---|
| 0 | 0 | 0 | Enter/Exit Debug Mode | To enter/exit Debug Mode, refer to detail Debug Mode: Hardware and Software Debug |
| 0 | 0 | 1 | Normal | _ |
| 0 | 1 | 0 | Standby | _ |
| 0 | 1 | 1 | Stop, Watchdog OFF (32) | _ |
| 0 | 1 | 1 | Stop, Watchdog ON (32) | _ |
| 1 | 0 | 0 | Sleep (33) | _ |



Table 11. MCR Control Bits

| 1 | 0 | 1 | Normal | No watchdog running, Debug Mode |
|---|---|---|---------|---------------------------------|
| 1 | 1 | 0 | Standby | |
| 1 | 1 | 1 | Stop | |

Notes

- 32. Watchdog ON or OFF depends on RCR bit D3.
- 33. Before entering Sleep mode, bit BATFAIL in MCR must be previously cleared (MCR read operation), and bit NOSTOP in RCR must be previously set to 1.

Table 12. MCR Status Bits

| Status Bits | Description | | | |
|-------------|---|--|--|--|
| GFAIL | Logic OR of CAN Failure (TXF Permanent Dominant, or CAN Over Current or CAN thermal), or HS1 Overtemperature, or V2 Low | | | |
| BATFAIL | Battery Fail Flag (set when V _{SUP} < 3.0 V) | | | |
| VDDTEMP | Temperature Pre-warning on V _{DD} (latched) | | | |
| WDRST | Watchdog Reset Occurred | | | |

Reset Control Register (RCR)

<u>Table 13</u> provides Reset Control Register data while <u>Table 14</u> outlines the RCR Control Bits, and <u>Table 15</u> provides RCR Status Bits data.

Table 13. RCR Register

| RCR | | D3 | D2 | D1 | D0 |
|-----------------|---|--------------------|------------------|------|-------|
| \$001B | W | WDSTOP | NOSTOP | SAFE | RSTTH |
| | R | | | | |
| Reset Value | | 1 | 0 | 0 | 0 |
| Reset Condition | | POR,RST, STO2NR | POR, NR2N NR2STB | POR | POR |

Table 14. RCR Control Bits

| SAFE | WD Pin | Reset Pin | Condition |
|------|--------|-----------|----------------------------------|
| 0 | 0 | 0 = > 1 | Device Power-Up |
| 1 | | | |
| 0 | 1 | 1 | V1 Normal, WD Properly Triggered |
| 1 | | 1 | |
| 0 | 1 | 0 | V1 Drops Below R _{STTH} |
| 1 | 1 | 1 | |
| 0 | 0 | 0 | WD Timeout |
| 1 | | 1 | |

Table 15. RCR Status Bits

| Status Bits | Bit Value | Description |
|-------------------|-----------|---|
| WDSTOP | 0 | No Watchdog in Stop Mode |
| | 1 | Watchdog Runs in Stop Mode |
| NOSTOP | 0 | Device Cannot Enter Sleep Mode |
| | 1 | Sleep Mode Allowed, Device Can Enter Sleep Mode |
| R _{STTH} | 0 | Reset Threshold 1 Selected (typ 4.6 V) |
| | 1 | Reset Threshold 2 Selected (typ 4.2 V) |

CAN Register (CAN)

Table 16 provides control of the high-speed CAN module, mode, slew rate, and wake-up.

Table 16. CAN Register

| CAN | | D3 | D2 | D1 | D0 |
|-----------------|---|-------|-----|-----|-------|
| \$010B | W | _ | SC1 | SC0 | MODE |
| | R | CANWU | TXF | CUR | THERM |
| Reset Value | | _ | 0 | 0 | 0 |
| Reset Condition | | _ | POR | POR | POR |

High Speed CAN Transceiver Modes

The mode bit (D0) controls the state of the CAN module, Normal or Sleep modes. See <u>Table 17</u>. SC0 bit (D1) defines the slew rate when the CAN module is in Normal mode, and controls the wake-up option (wake-up enable or disable) when the CAN module is in Sleep mode. CAN module modes (Normal and Sleep) are independent of the SBC modes. Please see <u>Table 18</u>.

Table 17. CAN High Speed Transceiver Modes

| SC1 | SC0 | MODE | CAN Mode |
|-----|-----|------|-------------------------|
| 0 | 0 | 0 | CAN Normal, Slew Rate 0 |
| 0 | 1 | 0 | CAN Normal, Slew Rate 1 |
| 1 | 0 | 0 | CAN Normal, Slew Rate 2 |



Table 17. CAN High Speed Transceiver Modes

| 1 | 1 | 0 CAN Normal, Slew Rate 3 | |
|---|---|---------------------------|-----------------------------------|
| Х | 1 | 1 | CAN Sleep and CAN Wake-up Disable |
| х | 0 | 1 | CAN Sleep and CAN Wake-up Enable |

Table 18. CAN Status Bits

| Status Bits | Description | | | |
|-------------|---------------------------------------|--|--|--|
| CANWU | CAN Wake-up Occurred | | | |
| TXF | Permanent Dominant TX | | | |
| CUR(1) | CAN Transceiver in Current Limitation | | | |
| THERM | CAN Transceiver in Thermal Shutdown | | | |

Error bits are latched in the CAN registers. Bit (1) CUR is set to 1 when the CAN interface is programmed into CAN NORMAL for the first time after V2 turn ON. To clear the CUR bit, follow this procedure:

- · Turn V2 ON (SBC in Normal mode and V2 above V2 threshold) the CAN interface must be set into CAN Sleep
- · Return to CAN NORMAL

Input/Output Control Register (IOR)

Table 19 provides data about HS1 control in Normal and Standby modes, while Table 20 provides control bit data.

Table 19. IOR Register

| IOR | | D3 | D2 | D1 | D0 |
|-----------------|---|-------|-------|---------|-------|
| \$011B | W | _ | HS10N | _ | _ |
| | R | V2LOW | HS1OT | VSUPLOW | DEBUG |
| Reset Value | | _ | 0 | _ | _ |
| Reset Condition | | _ | POR | _ | _ |

Table 20. IOR Control Bits

| HS10N | HS1 State | | | |
|-------|--------------------------------------|--|--|--|
| 0 | HS1 OFF, in Normal and Standby Modes | | | |
| 1 | HS1 ON, in Normal and Standby Modes | | | |

When HS1 is turned OFF due to an over temperature condition, it can be turned ON again by setting the appropriate control bit to 1. Error bits are latched in the Input/Output Registers (IOR). See <u>Table 21</u>.

Table 21. IOR Status Bits

| Status Bit | Description | | | |
|------------|--|--|--|--|
| V2LOW | V2 Below 4.0 V | | | |
| HS1OT | High Side 1 Overtemperature | | | |
| VSUPLOW | V _{SUP} Below 6.1 V | | | |
| DEBUG | If Set, SBC Accepts Command to go to Debug Modes (No WD) | | | |



Wake-up Input Register (WUR)

The local wake-up inputs, L0, L1, L2, and L3 can be used in both Normal and Standby modes as port expander, as well as and for waking up the SBC in Sleep or Stop modes. See <u>Table 22</u>.

Table 22. WUR Register

| WUR | | D3 | D2 | D1 | D0 | |
|-----------------|---|------------------------------|-------|-------|-------|--|
| \$100B | W | LCTR3 | LCTR2 | LCTR1 | LCTR0 | |
| | R | L3WU | L2WU | L1WU | L0WU | |
| Reset Value | | 0 | 0 | 0 | 0 | |
| Reset Condition | | POR, NR2R, N2R, STB2R, STO2R | | | | |

The wake-up inputs can be configured separately, while L0 and L1 are configured together. Bits L2 and L3 are configured together. See <u>Table 23</u>.

Table 23. WUR Control Bits

| LCTR3 | LCTR2 | LCTR1 | LCTR0 | L0/L1 Config | L2/L3 Config |
|-------|-------|-------|-------|----------------------|----------------------|
| Х | х | 0 | 0 | Inputs Disabled | _ |
| х | х | 0 | 1 | High Level Sensitive | |
| Х | Х | 1 | 0 | Low Level Sensitive | |
| Х | Х | 1 | 1 | Both Level Sensitive | |
| 0 | 0 | Х | х | _ | Inputs Disabled |
| 0 | 1 | Х | Х | | High Level Sensitive |
| 1 | 0 | Х | х | | Low Level Sensitive |
| 1 | 1 | х | х | | Both Level Sensitive |

Table 24 provides Status bits data.

Table 24. WUR Status Bits

| Status Bit | Description |
|------------|---|
| L3WU | Wake-up Occurred (Sleep/Stop Modes), Logic State on Lx (Standby/Normal Modes) |
| L2WU | |
| L1WU | |
| L0WU | |

Notes: Status bits have two functions. After SBC wake-up, they indicate the wake-up source (Example: L2WU set at 1 if wake-up source is L2 input). After SBC wake and once the WUR has been read, status bits indicates the real time state of the LX inputs (1 mean LX is above threshold, 0 means that LX input is below threshold).

If, after a wake-up from LX input, a $\overline{\text{WD}}$ timeout occurs before the first reading of the WUR register, the LXxWU bits are reset. This can occur only if SBC was in Stop mode.

Timing Register (TIM1/2)

This register is composed of two registers:

- 1. TIM1–controls the watchdog timing selection as well as the window or timeout option. TIM1 is selected when bit D3 is 0. Please see <u>Table 25</u>.
- 2. TIM2—is used to define the timing for the cyclic sense and forced wake-up function. TIM2 is selected when bit D3 is read operation it is not allowed in either TIM1 or TIM2 registers. Please see <u>Table 27</u>.



Table 25. TIM1 Register

| TMI1 | | D3 | D2 | D1 | D0 |
|-----------------|---|----|----------|----------|----------|
| \$101B | W | 0 | WDW | WDT1 | WDT0 |
| | R | _ | _ | _ | _ |
| Reset Value | | _ | 0 | 0 | 0 |
| Reset Condition | | _ | POR, RST | POR, RST | POR, RST |

Table 26. TIM1 Control Bits

| WDW | WDT1 | WDT0 | Timing (ms) | Parameter | | |
|-----|------|------|-------------|-------------------|---|--|
| 0 | 0 | 0 | 10 | Watchdog Period 1 | No Window Watchdog | |
| 0 | 0 | 1 | 45 | Watchdog Period 2 | | |
| 0 | 1 | 0 | 100 | Watchdog Period 3 | | |
| 0 | 1 | 1 | 350 | Watchdog Period 4 | | |
| 1 | 0 | 0 | 10 | Watchdog Period 1 | Window Watchdog Enabled (Window Length is Half the Watchdog Timing) | |
| 1 | 0 | 1 | 45 | Watchdog Period 2 | | |
| 1 | 1 | 0 | 100 | Watchdog Period 3 | | |
| 1 | 1 | 1 | 350 | Watchdog Period 4 | | |




Figure 17. Window Watchdog

Window Open for Watchdog Clear

Watchdog Period
(WD Timing Selected by TIM1 Bit WDW=1)

Figure 18. Timeout Watchdog

Table 27. TIM2 Register

| TMI2 | | D3 | D2 | D1 | D0 |
|-----------------|---|----|----------|----------|----------|
| \$101B | W | 1 | CSP2 | CSP1 | CSP0 |
| | R | _ | _ | _ | _ |
| Reset Value | | _ | 0 | 0 | 0 |
| Reset Condition | | _ | POR, RST | POR, RST | POR, RST |

| Table | 28 | TIM1 | Control | Rite |
|-------|----|------|---------|------|
| | | | | |

| CSP2 | CSP1 | CSP0 | Cyclic Sense Timing (ms) | Parameter |
|------|------|------|--------------------------|---------------------------|
| 0 | 0 | 0 | 5 | Cyclic Sense/FWU Timing 1 |
| 0 | 0 | 1 | 10 | Cyclic Sense/FWU Timing 2 |
| 0 | 1 | 0 | 20 | Cyclic Sense/FWU Timing 3 |
| 0 | 1 | 1 | 40 | Cyclic Sense/FWU Timing 4 |
| 1 | 0 | 0 | 75 | Cyclic Sense/FWU Timing 5 |
| 1 | 0 | 1 | 100 | Cyclic Sense/FWU Timing 6 |
| 1 | 1 | 0 | 200 | Cyclic Sense/FWU Timing 7 |
| 1 | 1 | 1 | 400 | Cyclic Sense/FWU Timing 8 |




Figure 19. HS1 Operation when Cyclic Sense is Selected

Low Power Mode Control Register (LPC)

This register controls:

- The state of HS1 in Stop and Sleep mode (HS1 permanently off or HS1 cyclic)
- Enable or disable the forced wake-up function (SBC automatic wake-up after time spend in Sleep or Stop modes, time is defined by the TIM2 register)
- Enable or disable the sense of the wake-up inputs (Lx) at sampling point of the Cyclic Sense period (LX2HS1 bit).

Table 29. LPC Register

| LPC | | D3 | D2 | D1 | D0 |
|-----------------|---|-----------------------------|-----------------------------|----|-----------------------------|
| \$110B | W | LX2HS1 | FWU | _ | HS1AUTO |
| | R | _ | | _ | _ |
| Reset Value | | 0 | 0 | _ | 0 |
| Reset Condition | | POR, NR2R N2R,STB2RSTO2R | POR, NR2R N2R,STB2RSTO2R | _ | POR, NR2R N2R,STB2RSTO2R |

Refer to the *Cyclic Sense Wake-up* discussion for details of the LPC register setup required for proper Cyclic Sense or direct wake-up operation.

Table 30. LX2HS1 Control Bits

| LX2HS1 | Wake-up Inputs Supplied by HS1 |
|--------|--------------------------------|
|--------|--------------------------------|



Table 30. LX2HS1 Control Bits

| 0 | No |
|---|---|
| 1 | Yes, Lx Inputs Sensed at Sampling Point |

Table 31. HS1AUTO Control Bits

| HS1AUTO | Auto Timing HS1 in Sleep and Stop Modes |
|---------|---|
| 0 | OFF |
| 1 | ON, HS1 Cyclic, Period Defined in TIM2 Register |



Interrupt Register (INT)

This register allows masking or enabling the interrupt source. A read operation informs about the interrupt source.

Table 32. INT Register

| INT | | D3 | D2 | D1 | D0 |
|-----------------|---|----------|-------------|----------|----------|
| \$111B | W | VSUPLOW | HS1OT-V2LOW | VDDTEMP | CANF |
| | R | VSUPLOW | HS1OT | VDDTEMP | CANF |
| Reset Value | | 0 | 0 | 0 | 0 |
| Reset Condition | | POR, RST | POR, RST | POR, RST | POR, RST |

Table 33. INT Control Bits

| Control Bit | Description |
|---------------------|---|
| CANF | Mask Bit for CAN Failures |
| V _{DDTEMP} | Mask Bit for V _{DD} Medium Temperature (Pre-warning) |
| HS1OT - V2LOW | Mask Bit for HS1 Overtemperature AND V2 Below 4.0 V |
| V _{SUPLOW} | Mask Bit for V _{SUP} Below 6.1 V |

When the mask bit is set, $\overline{\text{INT}}$ pin goes low if the appropriate condition occurs.

Table 34. INT Status Bits

| Status Bit | Description | | | |
|---------------------|--|--|--|--|
| CANF | CAN Failure | | | |
| V _{DDTEMP} | V _{DD} Medium Temperature (pre-warning) | | | |
| HS1OT | HS1 Overtemperature | | | |
| V _{SUPLOW} | V _{SUP} Below 6.1 V | | | |

If HS1_{OT} - V2_{LOW} interrupt is only selected (only bit D2 set in INT register), reading INT register bit D2 leads to two possibilities:

- 1. Bit D2 = 1: INT source is HS1OT
- 2. Bit D2 = 0: INT source is V2LOW

HS1_{OT} and V2_{LOW} bits status are available in IOR.


Upon a wake-up condition from Stop mode due to overcurrent detection ($I_{DD1SW-U1}$ or $I_{DD1S-WU2}$), an \overline{INT} pulse is generated; however, \overline{INT} register content remains at 0000 (not bit set into the \overline{INT} register).


The status bit of the $\overline{\text{INT}}$ register content is a copy of the IOR and CAN registers status content. To clear the $\overline{\text{INT}}$ register bit the IOR and/or CAN register must be cleared (read register). Once this operation is done at IOR and CAN register the $\overline{\text{INT}}$ register is updated.


Errors bits are latched in the CAN register and IOR.



TYPICAL APPLICATIONS







 Component values:
 C4: 100nF

 D1:
 C5: 47uF tantal

 Q1: MJD32C
 C6,C7,C8,C9,C10: 100nF

 R1,R2,R3,R4: 10k
 CL, CH: 220 pF

 R5: 120
 Rp, Rd:

 R6: 2.2k
 R6: 2.2k

Figure 20. Typical Application Diagram



SUPPLEMENTAL APPLICATION NOTES

MC33989 - GENERAL INFORMATION

MC33989 device supply on page 43

Voltage Regulator on page 43

Failure on VDD1, Watchdog, Reset, INT Pins on page 45

WAKE-UP TIMINGS - SLEEP MODE

LX Wakes up SBC from Sleep Mode on page 47

CAN Wake-up on page 47

LX with Cyclic Sense on page 47

WAKE UP TIMING: STOP MODE

LX Wake-up on page 48

CAN Wake-up on page 48

CS Wake-up on page 48

Overcurrent Wake-up on page 49

LX with Cyclic Sense on page 49

MC33989 CAN INTERFACE

Block Diagram on page 50

CAN Interface Supply on page 50

Main Operation Modes Description on page 50

CAN Driver Operation in Normal Mode on page 50

CAN Mode versus SBC Modes on page 52

How to Test the MC33989 CAN Interface on page 52

CAN LOW POWER MODE AND WAKE-UP

Low Power Mode on page 53

Wake-up on page 53

FAILURE ON V2 SUPPLY, CAN BUS LINES, AND TX PIN

V2LOW on page 55

TX Permanent Dominant on page 55

CAN Driver Overtemperature: on page 56



Overcurrent Detection: on page 56

Protection on page 56

Current in Case of Bus Short Conditions on page 56

SOFTWARE ASPECTS

Introduction on page 58

How to Enter in Normal Mode After a Power-Up on page 58

How to Change CAN Slew Rate on page 59

How to Set the CAN Interface in Sleep Mode on page 59

How to Control HS1 Output on page 59

How to Configure Wake-up Before Going in Low Power Mode on page 59

Disable all Wake-up on page 60

How to Enter in Sleep Mode on page 60

How to Enter in Stop Mode with Watchdog on page 61

How to Enter in Stop Mode without Watchdog on page 61

How to Recognize and Distinguish the Wake-up Source on page 62

How to Use the Interrupt Function on page 63

Recognition and Recovery on page 63

How to Distinguish Between V2LOW and HS1 Overtemperature on page 63

GENERAL INFORMATION

The parameters given in the application section are for information only. Reference the electrical tables beginning on page $\underline{4}$ for actual operating parameters.

MC33989 device supply

The MC33989 is supplied from the battery line. A serial diode is necessary to protect the device against negative transient pulses and from reverse battery situation. This is illustrated in the device typical application schematic.

Voltage Regulator

The MC33989 contains two 5.0 V regulators: The V1 regulator, fully integrated and protected, and the V2 regulator which operates with an external ballast transistor. This is illustrated in the following device typical application schematic.

Figure 21. Device Typical Application Schematic

V1 Regulator

The V1 regulator is 5.0 V output, 2% accuracy with current capability of 200 mA max. It requires external decoupling and stabilizing capacitors. The minimum recommended value are:

- C4: 100 nF
- C3: 10 μ F < C3 < 22 μ F, esr < 1.0 ohms. 22 μ F < C3 < 47 μ F, esr < 5.0 ohms. C3 > = 47 μ F, esr < 10 ohms

V2 Regulator: Operation with External Ballast Transistor

The V2 regulator is a tracking regulator of the V1 output. Its accuracy relative to V1 is $\pm 1\%$. It requires external decoupling and stabilizing capacitors. The recommended value are: 22 μ F esr < 5.0 ohms, and 47 μ F esr < 10 ohms.

The V2 pin has two functions: sense input for the V2 regulator and 5.0 V power supply input to the CAN interface. Ballast transistor selection: PNP or PMOS transistors can be used. A resistor between base and emitter (or source and drain) is necessary to ensure proper operation and optimized performances. Recommended bipolar transistor is MJD32C.

V2 Regulator: Operation without Ballast Transistor

The external ballast transistor is optional. If the application does not requires more than the maximum output current capability of the V1 regulator, then the ballast transistor can be omitted. The thermal aspects must be analyzed as well.

The electrical connections are shown in Figure 22.




Figure 22. V2 Regulator Operation



Failure on VDD1, Watchdog, Reset, INT Pins

The paragraphs below describe the behavior of the device and of the $\overline{\text{INT}}$, $\overline{\text{RST}}$, and $\overline{\text{WD}}$ pins at power up and under failure of VDD1.

Power Up and SBC Entering Normal Operation

After a power-up the SBC enters in Normal request mode (CAN interface is in TX/RX mode): V_{DD1} is on, V2 is off. After 350 ms if no watch<u>dog</u> is written (no TIM1 register write) a reset occurs, and the SBC returns to normal request mode.During this sequence WD is active (low level).

Once watchdog is written the SBC goes to normal mode: V_{DD1} is still on and V2 turns on, \overline{WD} is no longer active and the reset pin is high. If the watchdog is not refreshed, the SBC generates a reset and returns to Normal request mode.




Figure 23. Power Up and SBC Entering Normal Operation

Power Up and V_{DD1} Going Low with Stop Mode as Default Low Power Mode Selected

The first part of the following figure is identical to the above. If V_{DD1} is pulled below the V_{DD1} undervoltage reset (typ 4.6 V) for instance by an overcurrent or short-circuit (ex short to $\underline{4.0}$ V), and if a low power mode previously selected was stop mode, the SBC enters reset mode (reset pin is active). The pin \overline{WD} stays high, but the high level (V_{OH}) follows the V_{DD1} level. The interrupt pin goes low.

When the V_{DD1} overload condition is removed, the SBC restarts in Normal request mode.




Figure 24. Power Up and V_{DD1} Going Low with Stop Mode as Default Low Power Mode Selected

Power Up and V_{DD1} Going Low with Sleep Mode as Default Low Power Mode Selected

Reset every 350 ms

The first part of the graph is the same as the previous figure. If V_{DD1} is pulled below the V_{DD1} undervoltage reset (typ 4.6 V) for instance by an overcurrent or short-circuit (ex short to 4.0 V), and if the low power mode previously selected was sleep mode and if the BATFAIL flag has been cleared, the SBC enters reset mode for a time period of 100 ms. The pin \overline{WD} stays high, but the high level (V_{OH}) follows the V_{DD1} level. The reset and interrupt pins are low. After the 100 ms, the SBC goes into Sleep mode. V_{DD1} and V2 are off (The following figure is an example where V_{DD1} is shorted to 4.0 V, and after 100 ms the SBC enters sleep mode.




Figure 25. Power up and V_{DD1} Going Low with Sleep Mode as Default Low Power Mode Selected

WAKE-UP TIMINGS — SLEEP MODE

The paragraphs below describe the wake-up events from Sleep mode, and the sequence of the signals at the SBC level. The wake-up time described is the time from the wake-up event to the SBC reset pin release. The wake-up time is the sum of several timings: wake-up signal detection, V_{DD1} regulator start-up and decoupling capacitor charge, and reset time. At the end of the reset time, the reset pin goes from low to high and the MCU is ready to start software operations.



LX Wakes up SBC from Sleep Mode

Below is the case where the SBC is in sleep mode and is awaked by LX positive edge.




Figure 26. SBC in Sleep Mode

- T1 (LX high level to V_{DD1} turn on): typ 100 μ s.
- T2: V_{DD1} rising time is dependent on the capacitor and the load connected to V_{DD1}. It can be approximated by the capacitor charging time with the regulator output current limitation: T2 = (C x U)/I. With C = 100 mF, I_{DD1} = 200 mA min., U = 5.0 V so T2 = 2.5 ms).
- T3 (VDD1>RST-TH (4.6 V by default) to reset high): parameter Rest dur: 4.0 ms max.
- · The total time is 6.6 ms in this example.

CAN Wake-up

The following case describes the signal for CAN wake-up. Refer to page <u>53</u> for more details on CAN wake-up signals and the TCAN analysis.




Figure 27. CAN Wake-up

- T1(third valid CAN dominant pulse to V_{DD1} turn on): typ 80 μ s.
- T2 and T3 identical to page 42 above
- · The total time is 6.58 ms in this example.

LX with Cyclic Sense

The case below is a description of the wake-up by LX input associated with the cyclic sense function.




Figure 28. Wake-up by LX Input



- · T1: Is dependent on the selected cyclic sense timing in the TIM2 register (5.0 to 400 ms). LX is sampled
- 10 µs before the end of cyclic sense on time. If the LX correct wake-up level happens just after the sample point, the wake-up will be detected at the next HS1 activation and a complete period is lost.
- T2: It is the same time as LX to VDD1 turn on: typ 100 μs
- T3 & T4: same as page 42
- The total time is 11.5 ms (for a cyclic sense total time of 5.0 ms) in this example.

WAKE-UP TIMING: STOP MODE

The following paragraphs describe the wake-up events from stop mode, and the sequence of the signals at the SBC level. The wake-up time described is the time from the wake-up event to the SBC INT pin. The wake-up time is the sum of several timings: wake-up signal detection, the INT pulse, and a minimum delay between INT and SBC ready to operate. At the end of the wake-up time, the SBC is ready to operate, however the MCU might have already been in a restart operation.

LX Wake-up

Below is the case where the SBC is in stop mode and is awakened by an LX positive edge

- T1(L0 high level to INT pulse): typ 100 μs.
- The total time is 133 μs in this case.




Figure 29. Lx Wake-up

CAN Wake-up

The case below describes the signal for CAN wake-up. Refer to page <u>53</u> for more details on CAN wake-up signals and the TCAN analysis.




Figure 30. CAN Wake-up

- TCAN: refer to page 53 for more details.
- T1: Third pulse on CAN to INT pulse: typ 80 μs.
- The total time is 113 µs in this case.

CS Wake-up

The figure below describes the wake up from a $\overline{\text{CS}}$ signal transition, while the SBC is in Stop mode.






Figure 31. CS Wake-up

- T1: CS rising edge to INT pulse: typ 60 μs.
- The total time is 133 µs in this case.

Overcurrent Wake-up

The following figure describes the signal when an overcurrent is detected at V_{DD1} . A V_{DD1} overcurrent condition will lead to a wake-up from Stop mode.




Figure 32. Overcurrent Wake-up

- T1: V_{DD1} output current deglitcher time:IDD1-DGLT: typ 55 μs
- T2: Overcurrent detected to SBC wake-up (INT pulse) = typ 60 μs
- The total time is 148 µs in this case.

LX with Cyclic Sense




Figure 33. LX with Cyclic Sense



- T1: Is dependent on the selected cyclic sense timing in the TIM2 register (5.0 to 400 ms). LX is sampled 10 µs before the end of cyclic sense on time. If the LX correct wake-up level happens just after sample point, the wake-up will be detected at the next HS1 activation and a complete period is lost.
- T2: It is the same than Lx to INT pulse: typ 100 μs
- The total time is around 5.13 ms (for a cyclic sense total time of 5.0 ms) in the above example.

MC33989 CAN INTERFACE

This section is a detailed description of the CAN interface of the MC33989.

Block Diagram

Figure 34 is a simplified block diagram of the CAN interface of the MC33989.




Figure 34. 33989 CAN Interface

CAN Interface Supply

The supply voltage for the CAN driver is the V2 pin. The CAN interface also has a supply path from the battery line, through the pin VSUP. This path is used in CAN sleep mode to allow wake-up detection.

During CAN communication (transmission and reception) the CAN interface current is sourced from the V2 pin. During a CAN low power mode, the current is sourced from the VSUP pin.

Main Operation Modes Description

The CAN interface of the MC33989 has two main operation modes: Normal mode and sleep mode. The modes are controlled by the SPI command.

In normal mode, used for communication, four different slew rates are available for the user.

In sleep mode, the user has the option to enable or disable the remote CAN wake-up capability.

CAN Driver Operation in Normal Mode

When the CAN interface of the MC33989 is in Normal mode, the driver has two states: recessive or dominant. The driver state is controlled by the TX pin. The bus state is reported through the RX pin.

When TX is high, the driver is set in a recessive state, CANH and CANL lines are biased to the voltage set at V2 divided by 2, approx. 2.5 V.

When TX is low, the bus is set into dominant state: the CANL and CANH drivers are active. CANL is pulled to gnd, CANH is pulled high toward 5.0 V (the voltage at V2).

The RX pin reports the bus state: the CANH minus the CANL voltage is compared versus an internal threshold (a few hundred mV). If "CANH minus CANL" is below the threshold, the bus is recessive and RX is set high.



If "CANH minus CANL" is above the threshold, the bus is dominant and RX is set low. This is illustrated in Figure 36.




Figure 35. CAN Driver Operation in Normal Mode


TX and RX Pins


The TX pin has an internal pull up to V2. The state of TX depends on the V2 status. RX is a push-pull structure, supplied by V2. When V2 is set at 5.0 V, and CAN is in normal mode, RX reports the bus status. When V2 is off RX is low.

Normal Mode and Slew Rate Selection

The slew rate selection is done via the SPI. Four slew rates are available. The slew rate affects the recessive to dominant and dominant to recessive transitions. This affect is also the delay time from the TX pin to the bus, and from the bus to RX. The loop time is thus affected by the slew rate selection.

The following figure is an illustration of the slew rate on CANH, CANL, TX and RX.





CAN signal with slew rate 0 selected

CAN signal with slew rate 3 selected

R=60 ohms, CL = CH = 100pF

Figure 36. Normal Mode and Slew Rate Selection

Minimum Baud Rate

As TX permanent dominant is detected after TDOUT (min 200 µs), a minimum Baud rate is required in order to get good behavior: once TX permanent dominant is detected the CAN driver is off.

The maximum number of consecutive dominant bits in a frame is 12 (6 bits of active error flag and its echo error flag). $200 \mu s/12 = 16.7 \mu s$. The minimum Baud rate is $1/6.7 \mu s = 60 \text{ KB}$.

Termination

The MC33989 supports the two main types of bus termination:

- Differential termination resistors between CANH and CANL lines.
- · Split termination concept, with mid point of the differential termination connected to gnd through a capacitor.






Figure 37. Bus Termination

CAN Mode versus SBC Modes

The table below indicates the CAN interface modes versus the SBC modes as well as the status of TX, RX and the CAN bus pins.

Table 35. CAN vs SBC Modes

| SBC mode | External ballast for V2 | CAN mode | V2 voltage | тх | RX | CANH/CANL (disconnected from other nodes) |
|--|-------------------------------|--------------------------|---------------|----------------------------|---|--|
| Unpowered | YES | Unpowered | 0 V | LOW | LOW | Floating to gnd |
| Reset (with ballast) | YES | | 0 V | LOW | LOW | Floating to gnd |
| Normal request (with ballast) | YES | | 0 V | LOW | LOW | Floating to gnd |
| Normal | YES | Normal Slew rate 0,1,2,3 | 5.0 V | Internal pull-up to V2. | Report bus state High if bus recessive, Low if dominant | Bus recessive CANH = CANL = 2.5 V |
| Normal | YES | Sleep mode | 5.0 V | 5.0 V | 5.0 V | Floating to gnd |
| Standby with external ballast | YES | Normal or sleep | 0 V | LOW | LOW | Floating to gnd |
| Standby without external ballast, V2 connected to V1 | NO | Normal | 5.0 V | Same as normal mode | Same as normal mode | Same as normal mode |
| Standby without external ballast, V2 connected to V1 | NO | Sleep | 5.0 V | 5 V | 5 V | Floating to gnd |
| Sleep | _ | Sleep | 0 V | LOW | LOW | Floating to gnd |
| Stop | | Sleep | 0 V | LOW | LOW | Floating to gnd |

How to Test the MC33989 CAN Interface

The CAN interface can be easily set up and tested. MC33989 can be connected as in the following figure. V2 is connected to V1. The device is supplied with nominal supply (12 V at VSUP input pin). After power on, reset the device, enter normal request mode, and the CAN interface is set in normal mode, slew rate 0. TX can be driven by a signal generator. RX will report the bus state. The figure below is a simple test schematic.






Figure 38. Testing the CAN Interface

CAN LOW POWER MODE AND WAKE-UP

Low Power Mode

In low power mode the CAN is internally supplied from the VSUP pin. The voltage at V2 pin can be either at 5.0 V or turned off. The current sourced from V2, when the CAN is in sleep mode, is extremely low. In most case the V2 voltage is off, however the CAN can be set into sleep mode even with 5.0 V applied on V2.

In low power mode the CANH and CANL driver are disabled, and the receiver is also disabled. CANH and CANL have a typical 50 k ohm impedance to gnd. The wake-up receiver can be activated if wake-up is enable by an SPI command.

When the device is set back into TX RX mode by an SPI command, CANH and CANL are set back into the recessive level. This is illustrated in Figure 39.




Figure 39. Low Power Mode

Wake-up

When the CAN interface is in sleep mode with wake up enabled, the CAN bus traffic is detected. The wake-up option has to be enabled prior to setting the CAN in sleep mode. The CAN bus wake-up is a pattern wake-up.

If the CAN is set into sleep mode with "wake-up disabled", bus traffic will not be detected by the MC33989.

CAN Wake-up Report: From the SBC in Sleep or Stop Mode

The CAN wake-up reports depend upon the MC33989 low power mode. If the MC33989 is set into Sleep mode (V1 and V2 off), the CAN wake-up or any wake-up is reported to the MCU by the V1 turn on, leading to MCU supply turn on and reset release.

If the SBC is in stop mode (V2 of and V1 active), the <u>CAN</u> wake-up or any wake-up is reported by a pulse on the <u>INT</u> output.

CAN Wake-up Report: From the SBC in Normal or Standby Mode

If the SBC is in normal or standby mode, and the CAN interface is in sleep mode with wake-up enabled, the CAN wake-up will be reported by the bit CANWU in the CAN register.

In case the SBC uses such configuration, the SBC in normal mode and CAN sleep mode with wake-up enable, it is recommended to check for the CAN WU bit prior to setting the MC33989 is sleep or stop mode, in case bus traffic has occurred while the CAN interface was in sleep mode.

CAN Wake-up Report in the SPI Registers

After a CAN wake-up, a flag is set in the CAN register. Bit CAN-WU reports a CAN wake-up event while the SBC was in sleep, stop, normal or standby mode. This bit is set until the CAN is set by the SPI command in normal mode and CAN register read.

Pattern Wake-up

In order to wake-up the CAN interface, the following criteria must be fulfilled:

- The CAN interface wake-up receiver must receive a series of 3 consecutive valid dominant pulses, each of them has to be longer than 500 ns and shorter than 500 μs.
- The distance between 2 pulses must be lower than 500 μs and the three pulse must occur within a time frame of 1.0 ms.





Figure 40. Pattern Wake-up

The following figure illustrates the SBC key signals when a CAN wake-up occurs in Sleep or Stop mode.



CAN wake-up: SBC in sleep mode. V1 turn on.

CAN wake-up: SBC in stop mode. INT pulse


Figure 41. SBC Key Signals





Analysis: CAN Frame with 11 Bits of Identifier Field at 1

Figure 42 is the calculation for the TCAN time with only "1" in the identifier field.




13 bits are needed to wake-up the SBC.

If the minimum baud rate is used (60 KBaud), TCAN = 16.7 μ s*13= 217.1 μ s If 250 KBaud is used: TCAN = 4μ s *13= 52 μ s

Figure 42. CAN Frame with 11 Bits of Identifier Field at 1

Analysis: CAN Frame with 11 Bits of Identifier Field at 0

Figure 43 is the calculation for the TCAN time with only "0" in the identifier field.



17 bits are needed to wake-up the SBC.

If the minimum baud rate is used (60 KBaud), TACN = $16.7 \mu s^*17 = 284 \mu s$ If 250 KBaud is used, TCAN = $4\mu s^*17 = 68 \mu s$.

Figure 43. CAN Frame with 11 Bits of Identifier Field at 0

FAILURE ON V2 SUPPLY, CAN BUS LINES AND TX PIN

V2LOW

In order to have proper operation of the CAN interface, V2 must be ON. Two case can be considered:

- V2 is connected with an external ballast: in case of a V2 over load condition, the flag V2LOW is set in to the SBC IOR register. This flag is set when V2 is below the 4.0 V typical. An interrupt can also be triggered upon a V2LOW event. When V2 is low, the CAN interface cannot operate.
- V2 is connected to V1 (no ballast transistor used): V2 will be supplied by the V1 voltage. In case V1 is in an undervoltage
 condition (ex V1 below the V1 under voltage reset, typ 4.6 V), the device will enter the reset mode. The V2LOW flag will
 also be set. In this case, the reset pin is active, and the MCU will not send or receive any CAN messages.

TX Permanent Dominant

A TX permanent dominant condition is detected by the CAN interface and leads to a disable of the CAN driver. The TX permanent dominant is detected if TX stays in dominant (TX low) from more than 360 μ s typical. The driver is automatically reenabled when TX goes to a high level again. When a TX permanent dominant is detected, a bit is set into the SPI register, (bit D2 named TXF in the CAN register). This bit is latched. In order to clear the bit, two conditions are necessary:

- · No longer "TX permanent failure" AND
- CAN register read operation.

An interrupt can be enabled. The GFAIL flag in the MCR register will also be set.

CAN Driver Overtemperature:

In case of an overtemperature condition at the CANH or CANL driver, the driver will be automatically disabled and the THERM bit set in the CAN register. If enabled, an interrupt will be signalled. The GFAIL flag is set in the MCR register.

When the CAN is in an overtemperature situation, the device is no longer able to transmit. As soon as the temperature is below the overtemperature level minus hysteresis, the CAN driver is automatically re-enabled.

The THERM bit is latched and two conditions are necessary to clear it:

- No longer "CAN overtemperature situation" AND
- · Read operation of the CAN register.

Overcurrent Detection:

The CAN interface can detect and signal overcurrent condition, occurring for instance in case of CANL shorted to VBAT. This is signalled by the bit CUR in the CAN register. An INT can be enabled, and GFAIL bit is set. The CUR bit is latched and two conditions are necessary to clear it:

- · No longer "CAN overcurrent situation" AND
- · Read operation of the CAN register.

Protection

The MC33989 CAN output is protected for automotive environments.

The CAN driver is protected against overtemperature and overcurrent.

ISO7637 Transient

The CANH and CANL are rated from +40 Vdc to -27 Vdc. This means that the MC33989 CAN output can handle failure situations like the bus directly shorted to the battery line in a load dump situation (+40 V).

Ground disconnection of the module will lead to the CANH and CANL line floating high to the VBAT supply. The rest of the network will not be affected. However the CANH and CANL lines of the ungrounded module will see a negative voltage of the VBAT value, with respect to their gnd level. Such situations can be handled by the CAN interface of the MC33989, but also in cases of a jump start (battery at 27 V) and gnd disconnection.

Fast transient pulses, ISO7637-3. During these pulses, the maximum rating of the CANH and CANL lines of +40 Vdc and -27 Vdc must be respected.

ESD

The CANH and CANL line of the MC33989 are rated at ±4.0 kV. An external capacitor between CANH and CANL to gnd or a zener diode suppressor can be added to ensure a higher module resistance to ESD.

Current in Case of Bus Short Conditions

In case of short-circuit condition on the CAN bus the current in the CAN supply, the CAN line can be different from the nominal case. The Figure 44 and Table 36 describe the various cases.




Figure 44. Current in Case of Bus Short Conditions



Table 36. Current in Case of Bus Short Conditions

| Condition | I term current | I_H current | I-L current | Comment | |
|--------------------------------|-------------------|----------------|----------------|---|--|
| | peak current (mA) | | | | |
| No failure | 32 | 0 | 0 | Normal communication. | |
| CANH line to GND | 0 | 150 | 0 | No communication. Current flowing from V2 pin, during CAN driver dominant state. (34) | |
| CANH line to 5.0 V | 55 | -55 | 0 | communication OK. | |
| CANH line to +VBAT | 150 | -150 | 0 | communication OK. | |
| CANL line to GND | 50 | 0 | 50 | communication OK. | |
| CANL line to 5.0 V | 0 | 0 | -150 | no communication (34) | |
| CANL line to VBAT | 0 | 0 | -240 | no communication (34) | |
| CANH line shorted to CANL line | 0 | 70 | -70 | no communication ⁽³⁴⁾ | |

Notes

34. For the failure case which leads to loss of communication and current flow for a very short time period as illustrated in Figure 45. So for instance for CANH to gnd, the impact of the peak current on the V2 voltage regulator is very limited. The TX, RX, and CAN signal in the figure are placed in a CANH to CANL short-circuit condition.





Figure 45. CANH to CANL Short-circuit Condition

The sender node drives TX and the CAN bus, but doesn't receive anything on RX, so the CAN protocol handler inside the MCU increases its TEC «transmit error counter» by 8. The sender node keeps driving TX in dominant until it reaches the error passive level (TEC=128).

When it is in error passive, it sends a passive error frame (23 bits in recessive). Then the sender nodes drive the bus and send only 1 dominant bit, and as nothing is received on RX, the TEC is incremental by 8. After TX is driven 15 times, the TEC reaches 255: then the node is in the BUS OFF state.

When the node is in the BUS OFF state, it needs 128 occurrences of 11 recessive bits (1.408 ms at 1.0 MB) in order to recover and be able to transmit again.



Rx is driven only during the glitch occuring on the CAN bus (the dominant time is shorter than a bit time)

The DC current can be calculated as follows:

Idc= (Time in dominant * peak current of the fault) / total error frame time

Idc= (17+15)*peak current / ((23*15)+1408)=32 / 1753*peak current

Example for CANL2Vbat (peak current = - 240 mA): Idc = 32*(-) 240 / 1753=(-)4.38 mA

Figure 46. Node is in Bus Off State

SOFTWARE ASPECTS

Introduction

This section describes the MC33989 operation and the microcontroller SPI software routine that has to be executed in order to control the device. Structure of the Byte: ADR (3 bits) + R/W (1bit) + DATA (4 bits). MSB is sent first. Refer to MC33989 specifications for more details.

How to Enter in Normal Mode After a Power-Up




Figure 47. Normal Mode After Power-up



How to Change CAN Slew Rate




Figure 48. Change CAN Slew Rate

How to Set the CAN Interface in Sleep Mode

How to Control HS1 Output




Figure 49. HS1 Output Control

How to Configure Wake-up Before Going in Low Power Mode




Figure 50. Wake-up Configure Before Low Power Mode

Enable CAN Wake-up



Figure 51. Enable CAN Wake-up

Enable Wake-up From LX, No Cyclic Function





Figure 52. Enable Wake-up From LX without Cyclic Sense




Enable Wake-up From LX, with Cyclic Sense Function



- No force wake-up, cyclic sense function, LX cyclic
- · Cyclic sense period
- · Wake-up levels on LX

Figure 53. Enable Wake-up From LX with Cyclic Sense


Force Wake-up



- Force wake-up, no cyclic sense function, LX cyclic
- · Force wake-up period

Figure 54. Force Wake-up

Disable all Wake-up



- Disable Force wake-up,LX cyclic
- Disable LX
- CAN sleep and CAN wake-up disable note: can interface will enter sleep mode as soon as \$53 is sent

Figure 55. Disable all Wake-up

How to Enter in Sleep Mode




Figure 56. Enter Sleep Mode



How to Enter in Stop Mode with Watchdog




Figure 57. Enter Stop Mode with Watchdog

How to Enter in Stop Mode without Watchdog




Figure 58. Enter Stop Mode without Watchdog



How to Recognize and Distinguish the Wake-up Source




Figure 59. Recognize and Distinguish the Wake-up Source



How to Use the Interrupt Function

The interruptions are configurable in the INTR register. CAN failure, V2 voltage below 4 V, HS1 overtemperature, V_{SUP} below 6.1 V are interruption configurable.

Recognition and Recovery




Figure 60. Recognition and Recovery

How to Distinguish Between V2LOW and HS1 Overtemperature





Figure 61. Distinguish Between V2LOW and HS1 Overtemperature



PACKAGING

PACKAGE DIMENSIONS


For the most current package revision, visit <u>www.freescale.com</u> and perform a keyword search using the 98ASB42345B listed below.Dimensions shown are provided for reference ONLY.



| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. | MECHANICA | L OUTLINE | PRINT VERSION NO | OT TO SCALE |
|--|--------------|----------------|------------------|-------------|
| TITLE: SOIC, WIDE BOD | DOCUMENT NO |): 98ASB42345B | REV: G | |
| 28 LEAD | CASE NUMBER | 2: 751F-05 | 10 MAR 2005 | |
| CASEOUTLINE | STANDARD: MS | 5-013AE | | |

EG SUFFIX (Pb-Free) 28-PIN 98ASB42345B ISSUE G





| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICA | | L OUTLINE | PRINT VERSION NO | OT TO SCALE |
|--|--|-------------|------------------|-------------|
| CASECUTI INF | | DOCUMENT NO |): 98ASB42345B | REV: G |
| | | CASE NUMBER | R: 751F-05 | 10 MAR 2005 |
| | | STANDARD: | MS-013AE | |

EG SUFFIX (Pb-Free) 28-PIN 98ASB42345B ISSUE G



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
- 4. 751F-01 THRU -04 OBSOLETE. NEW STANDARD: 751F-05
- THIS DIMENSION DOES NOT INCLUDE DAM BAR PROTRUSION ALLOWABLE DAM BAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THIS DIMENSION AT MAXIMUM MATERIAL CONDITION.

| © FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED. MECHANICAL | | L OUTLINE | PRINT VERSION NO | OT TO SCALE |
|--|--|--------------------|------------------|-------------|
| TITLE: SOIC, WIDE BODY, 28 LEAD CASEOUTLINE | | DOCUMENT NO |): 98ASB42345B | REV: G |
| | | CASE NUMBER | R: 751F-05 | 10 MAR 2005 |
| | | STANDARD: MS-013AE | | |

EG SUFFIX (Pb-Free) 28-PIN 98ASB42345B ISSUE G



ADDITIONAL DOCUMENTATION

THERMAL ADDENDUM (REV 2.0)

INTRODUCTION

This thermal addendum is provided as a supplement to the MC33989 technical datasheet. The addendum provides thermal performance information that may be critical in the design and development of system applications. All electrical, application, and packaging information is provided in the data sheet.

Packaging and Thermal Considerations

The MC33989 is offered in a 28 pin SOICW, single die package. There is a single heat source (P), a single junction temperature (T_J), and thermal resistance ($R_{\theta JA}$).

$$\{T_J\} = [R_{\theta JA}] \cdot \{P\}$$

The stated values are solely for a thermal performance comparison of one package to another in a standardized environment. This methodology is not meant to and will not predict the performance of a package in an application-specific environment. Stated values were obtained by measurement and simulation according to the standards listed below.

Standards

Table 37. Thermal Performance Comparison

| Thermal Resistance | [°C/W] |
|---------------------------------|--------|
| R _{0JA} (1) (2) | 41 |
| R ₀ JB (2) (3) | 10 |
| R ₀ JA (1) (4) | 68 |
| R _{θJC} ⁽⁵⁾ | 220 |

Notes:

- Per JEDEC JESD51-2 at natural convection, still air condition.
- 2. 2s2p thermal test board per JEDEC JESD51-7.
- 3. Per JEDEC JESD51-8, with the board temperature on the center trace near the center lead.
- 4. Single layer thermal test board per JEDEC JESD51-3.
- Thermal resistance between the die junction and the package top surface; cold plate attached to the package top surface and remaining surfaces insulated.


33989SOIC

28-PIN SOICW



EG SUFFIX (PB-FREE) 98ASB42345B 28-PIN SOICW

Note For package dimensions, refer to 98ASB42345B.






Figure 62. Surface Mount for SOIC Wide Body non-Exposed Pad




Figure 63. Thermal Test Board



Device on Thermal Test Board

Material: Single layer printed circuit board

FR4, 1.6 mm thickness Cu traces, 0.07 mm thickness

Outline: 80 mm x 100 mm board area,

including edge connector for thermal

testing

Area **A**: Cu heat-spreading areas on board

surface

Ambient Conditions: Natural convection, still air

Table 38. Thermal Resistance Performance

| Thermal Resistance | Area A (mm²) | °C/W |
|--------------------|--------------|------|
| $R_{	heta JA}$ | 0 | 68 |
| | 300 | 52 |
| | 600 | 47 |

 $R_{\theta JA}$ is the thermal resistance between die junction and ambient air.




Figure 64. Device on Thermal Test Board $\textbf{R}_{\theta \textbf{J} \textbf{A}}$






Figure 65. Transient Thermal Resistance $R_{\theta JA}$ 1 W Step response, Device on Thermal Test Board Area A = 600 (mm²)



REVISION HISTORY

| REVISION | DATE | DESCRIPTION OF CHANGES |
|----------|---------|--|
| 4.91 | 7/2002 | Released XC33989: Motorola Format |
| 5.0 | 8/2005 | Changed document to Freescale format Added New Orderable Part Number Maximum Rating Table; Added CANH, CANL and ESD ratings Static Electrical Characteristics - Table 3 POWER INPUT (V_{SUP}): (I_{SUP(STOP2)}; Max rating changed from 410 to 210 μA) POWER OUTPUT(V_{DD1}): V_{DD1OUT} Min rating changed from 4.0 to 4.75 V Added CAN SUPPLY, CANH and CANL, TX and RX ratings Dynamic Electrical Characteristics - Table 4 STATE MACHINE TIMING (CS, SCLK, MOSI, MISO, WD, INT): CS_{FWU7} max rating changed from 248 to 128 ms Added CAN MODULE-SIGNAL EDGE RISE AND FALL TIMES (CANH, CANL) ratings Revised Application Section Added supplemental Application Notes Added Thermal Addendum |
| 6.0 | 9/2005 | Cosmetic corrections CS, INT and WD Pins were changed to CS, INT and WD |
| 7.0 | 11/2005 | Published in error |
| 8.0 | 11/2005 | Static Electrical Characteristics - Table 3, added new parameter "VDDst-cap" and Notes 14 and 16, corrected VDD1 output voltage V_{DD1OUT2} to minimum 4.0 V as previously published in revision 4.91. Dynamic Electrical Characteristics - Table 4, Corrected Max Rating of 248 ms for Cyclic Sense/FWU Timing 7 CS_{FWU7} as previously published in revision 4.91 |
| 9.0 | 1/2006 | • Dynamic Electrical Characteristics - Table 4,Corrected "Cyclic Sense ON Time" measurement "Unit" from ms to μs |
| 10.0 | 6/2006 | Updated to the prevailing Freescale form and style Updated from Advance Information to Final documentation Removed PC33989EG/R2 and replaced with MCZ33989EG/R2 in the Ordering Information block |
| 11.0 | 11/2006 | Replaced the label Logic Inputs with Logic Signals (RX, TX, MOSI, MISO, CS, SCLK, RST, WD, and INT) on page 4 Replaced Logic Output Pins with LOGIC Input PINS (MOSI, SCLK, CS) on page 9 Reviewed labeling for device pins VDD1, RST, INT, CS, VSUP, TX, RX, V2CTRL, V2, and WD throughout the data sheet, and made corrections as applicable. |
| 12.0 | 12/2006 | Made changes to Supply Current in Standby Mode (10) (11) on page 6 and Supply Current in Normal Mode (10) on page 6 Removed Peak Package Reflow Temperature During Reflow (solder reflow) parameter from Maximum Ratings on page 4. Added note with instructions to obtain this information from www.freescale.com. |
| 13.0 | 3/2007 | Added the EG suffix to the included thermal addendum |
| 14.0 | 2/2011 | Removed part number MC33989DW and MC33989EG/R2, and added part number MC33989PEG to the Ordering Information Table on Page 1. |
| 14.0 | 6/2013 | Added a For SPI Operation on page <u>31</u> Updated document properties. |





How to Reach Us:

Home Page: freescale.com

Web Support: freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document.

Freescale reserves the right to make changes without further notice to any products herein. Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.

Freescale and the Freescale logo, are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. & Tm. Off. SMARTMOS is a trademark of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© 2013 Freescale Semiconductor, Inc.

Document Number: MC33989

Rev. 15.0 6/2013

