



# 32-bit ARM<sup>™</sup> Cortex<sup>™</sup>-M3 based Microcontroller MB9AF131KB/LB, MB9AF132KB/LB



Data Sheet (Full Production)

#### **■ DESCRIPTION**

The MB9A130LB Series are highly integrated 32-bit microcontrollers that dedicated for embedded controllers with low-power consumption mode and competitive cost.

The MB9A130LB Series are based on the ARM Cortex-M3 Processor with on-chip Flash memory and SRAM, and has peripheral functions such as Motor Control Timers, ADCs and Communication Interfaces (UART, CSIO, I<sup>2</sup>C).

The products which are described in this data sheet are placed into TYPE3 product categories in "FM3 Family PERIPHERAL MANUAL".

Note: ARM and Cortex are the trademarks of ARM Limited in the EU and other countries.



Publication Number MB9A130LB-DS706-00066

Revision 1.0

Issue Date January 31, 2014

This document states the current technical specifications regarding the Spansion product(s) described herein. Spansion Inc. deems the products to have been in sufficient production volume such that subsequent versions of this document are not expected to change. However, typographical or specification corrections, or modifications to the valid combinations offered may occur.



#### **■ FEATURES**

#### 32-bit ARM Cortex-M3 Core

- Processor version: r2p1
- Up to 20MHz Operation Frequency
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 channel NMI (non-maskable interrupt) and 32 channels' peripheral interrupts and 8 priority levels
- · 24-bit System timer (Sys Tick): System timer for OS task management

### On-chip Memories

#### [Flash memory]

- · Up to 128 Kbytes
- Read cycle: 0 wait-cycle
- · Security function for code protection

#### [SRAM]

This series contains 8Kbyte on-chip SRAM memories. This is composed of two independent SRAM (SRAM0, SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus of Cortex-M3 core.

SRAM0: NoneSRAM1: 8 Kbytes

### Multi-function Serial Interface (Max 8channels)

Operation mode is selectable from the followings for each channel.

- · UART
- · CSIO
- I<sup>2</sup>C

### [UART]

- Full-duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- · Various error detection functions available (parity errors, framing errors, and overrun errors)

#### [CSIO]

- · Full-duplex double buffer
- · Built-in dedicated baud rate generator
- · Overrun error detection function available

#### [I2C]

Standard-mode (Max 100kbps) / Fast-mode (Max 400Kbps) supported

### A/D Converter (Max 8channels)

#### [12-bit A/D Converter]

- · Successive Approximation type
- Conversion time: Min. 1.0μs
- Priority conversion available (priority at 2levels)
- · Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)



### Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- · 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

### General Purpose I/O Port

This series can use its pins as general purpose I/O ports when they are not used for peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- · Capable of pull-up control per pin
- · Capable of reading pin level directly
- · Built-in the port relocate function
- Up to 52 fast general purpose I/O Ports@64pin Package
- Some pins are 5V tolerant I/O
  - See "■ LIST OF PIN FUNCTIONS" and "■ I/O CIRCUIT TYPE" to confirm the corresponding pins.

#### Multi-function Timer

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch.
- Input capture × 4ch.
- Output compare × 6ch.
- A/D activation compare × 1ch.
- Waveform generator × 3ch.
- 16-bit PPG timer × 3ch.

The following function can be used to achieve the motor control.

- PWM signal output function
- · DC chopper waveform output function
- · Dead time function
- · Input capture function
- A/D convertor activate function
- · DTIF (Motor emergency stop) interrupt function

### Real-time clock (RTC)

The Real-time clock can count Year/Month/Day/Hour/Minute/Second/A day of the week from 01 to 99.

- Interrupt function with specifying date and time (Year/Month/Day/Hour/Minute/Second/A day of the week.) is available. This function is also available by specifying only Year, Month, Day, Hour or Minute.
- · Timer interrupt function after set time or each set time.
- Capable of rewriting the time with continuing the time count.
- · Leap year automatic count is available.

### External Interrupt Controller Unit

- Up to 8 external interrupt input pins
- Include one non-maskable interrupt (NMI) input pin



### Watchdog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a "Software" watchdog.

"Hardware" watchdog timer is clocked by built-in low-speed CR oscillator. Therefore, "Hardware" watchdog is active in any low power consumption mode except RTC and STOP and Deep stand-by RTC and Deep stand-by STOP.

### Clock and Reset

#### [Clocks]

Five clock sources (2 external oscillators, 2 built-in CR oscillators, and Main PLL) that are dynamically selectable.

Main Clock
 Sub Clock
 Built-in high-speed CR Clock
 Built-in low-speed CR Clock
 100kHz

Main PLL Clock

#### [Resets]

- · Reset requests from INITX pin
- · Power on reset
- · Software reset
- · Watchdog timers reset
- · Low voltage detector reset
- · Clock supervisor reset

### Clock Super Visor (CSV)

Clocks generated by built-in CR oscillators are used to supervise abnormality of the external clocks.

- If external clock failure (clock stop) is detected, reset is asserted.
- If external frequency anomaly is detected, interrupt or reset is asserted.

### Low Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has been set, Low Voltage Detector generates an interrupt or reset.

- · LVD1: error reporting via interrupt
- · LVD2: auto-reset operation

#### Low Power Consumption Mode

Six low power consumption modes supported.

- · SLEEP
- TIMER
- · RTC
- STOP
- · Deep stand-by RTC
- Deep stand-by STOP

Back up register is 16bytes.



## Debug

Serial Wire JTAG Debug Port (SWJ-DP)

● Power Supply
Wide range voltage: VCC = 1.8V to 5.5V



### **■ PRODUCT LINEUP**

Memory size

Product name		MB9AF131KB/LB	MB9AF132KB/LB
On-chip Flash		64Kbytes	128Kbytes
On-chip SRAM SRAM1		8Kbytes	8Kbytes

### Function

Product name		;	MB9AF131KB MB9AF132KB	MB9AF131LB MB9AF132LB	
Pin cou	ınt		48	64	
CPU			Corte	ex-M3	
CFU	Freq.		20N	MHz	
Power	supply voltage rar	ige	1.8V t	to 5.5V	
	rial Interface C/CSIO/I <sup>2</sup> C)		4ch. (Max) (CSIO and I <sup>2</sup> C is Max 3ch.)	8ch. (Max)	
Base Ti (PWC/	imer Reload timer/PW	M/PPG)	8ch.	(Max)	
	A/D activation compare	1ch.			
	Input capture 4ch.				
MF-	Free-run timer	3ch.	1 unit (Max)		
Timer	Output compare	6ch.			
	Waveform generator	3ch.			
	PPG	3ch.			
Real-tii	me clock		1 ı	unit	
Watchd	log timer		1ch. (SW) -	+ 1ch. (HW)	
Externa	al Interrupts		6pins (Max) + NMI $\times$ 1	8pins (Max) + NMI $\times$ 1	
general	purpose I/O ports	3	37pins (Max)	52pins (Max)	
12-bit A	A/D converter		6ch. (1 unit)	8ch. (1 unit)	
CSV (Clock Super Visor)		)	Y	'es	
LVD (I	LVD (Low Voltage Detector)		20	ch.	
Built-ir	High-s	peed	4N	ПНz	
Duiit-li	Low-sp	eed	ed 100kHz		
Debug	Function		SW.	J-DP	

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the I/O port according to your function use. See "■ ELECTRICAL CHARACTERISTICS 4.AC Characteristics (3)Built-in CR Oscillation

Characteristics" for accuracy of built-in CR.



### **■ PACKAGES**

	Product name	MB9AF131KB	MB9AF131LB
Packag	je –	MB9AF132KB	MB9AF132LB
LQFP:	FPT-48P-M49 (0.5mm pitch)	O	-
QFN:	LCC-48P-M73	O	-
LQFP:	FPT-64P-M38 (0.5mm pitch)	-	•
LQFP:	FPT-64P-M39 (0.65mm pitch)	-	•
QFN:	LCC-64P-M24	-	•


O : Supported

Note : See "■PACKAGE DIMENSIONS" for detailed information on each package.



### **■ PIN ASSIGNMENT**

• FPT-48P-M49




#### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



• LCC-48P-M73




### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



#### • FPT-64P-M38/M39




### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



• LCC-64P-M24



#### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.



### **■ LIST OF PIN FUNCTIONS**

### • List of pin numbers

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

Pin No			I/O oirouit	Pin state
LQFP-64	LQFP-48	Pin name	I/O circuit type	type
QFN-64	QFN-48		туре	туре
1	1	VCC		-
		P50		
2	2	INT00_0	G	F
		SIN3_1		
		P51		
3	3	INT01_0	G	F
3	3	SOT3_1	0	1
		(SDA3_1)		
		P52		
4	4	INT02_0	G	F
		SCK3_1		_
		(SCL3_1)		
		P30		
5	-	TIOB0_1	E	F
		INT03_2		
		P31		
		TIOB1_1		
6	-	SCK6_1	E	F
		(SCL6_1)		
		INT04_2		
		P32		
		TIOB2_1		
7	-	SOT6_1	Е	F
		(SDA6_1)		
		INT05_2		
		P33		
_		INT04_0	_	_
8	-	TIOB3_1	E	F
		SIN6_1		
		ADTG_6		
		P39	_	
9	5	DTTI0X_0	E	Н
		ADTG_2		
		P3A		
		RTO00_0		
10	6	(PPG00_0)	E	Н
- ~		TIOA0_1	_	
		RTCCO_2	_	
		SUBOUT_2		



Pin	No		I/O sinovit	Die state	
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	Pin state type	
		P3B			
11	7	RTO01_0 (PPG00_0)	Е	Н	
		TIOA1_1			
		P3C			
12	8	RTO02_0 (PPG02_0)	Е	Н	
		TIOA2_1			
		P3D			
13	9	RTO03_0 (PPG02_0)	Е	Н	
		TIOA3_1			
		P3E		Н	
14	10	RTO04_0 (PPG04_0)	Е		
		TIOA4_1			
		P3F		Н	
15	11	RTO05_0	E		
		(PPG04_0)	_		
		TIOA5_1			
16	12	VSS	-	-	
17	13	С	-	-	
18	14	VCC	-	- T	
19	15	P46	D	M	
		X0A			
20	16	P47	D	N	
		X1A			
21	17	INITX	В	С	
22	18	P49	E	Н	
	-	TIOB0_0		11	
23	19	P4A	E	Н	
	-	TIOB1_0			
24	-	P4B	Е	Н	
	-	TIOB2_0	_		



Pin No			I/O ainavit	Din state
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	Pin state type
		P4C		
25		TIOB3_0	E	Н
23	-	SCK7_1	E	11
		(SCL7_1)		
		P4D		
26		TIOB4_0	Е	Н
		SOT7_1 (SDA7_1)		
		P4E		
27		TIOB5_0	E	F
21		INT06_2		I.
		SIN7_1		
28	20	PE0	C	P
28	20	MD1	C	F
29	21	MD0	Н	D
30	22	PE2	A	A
30	22	X0	A	A
31	23	PE3	A	В
31	23	X1	A	Б
32	24	VSS	-	-
33	-	VCC	-	-
34	25	P10	F	J
34	23	AN00	1	,
		P11		
		AN01		
		SIN1_1		
35	26	INT02_1	F	L
		FRCK0_2		
		IC02_0		
		WKUP1		
		P12		
		AN02		
36	27	SOT1_1	F	J
	_	(SDA1_1)		
		IC00_2		
		P13		
		AN03	<del> </del>	
37	28	SCK1_1 (SCL1_1)	F	J
31		IC01_2	Г	J
		RTCCO_1	<del> </del>	
		SUBOUT_1		
		200001_1		



Pin No			I/O circuit	Die state
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	type	Pin state type
·		P14		
20		AN04		**
38	29	INT03_1	F	K
		IC02_2		
		P15		
39	30	AN05	F	J
		IC03_2		
		P17		
40		AN07	-	77
40	-	SIN2_2	F	K
		INT04_1		
41	31	AVCC		-
42	32	AVRH		-
43	33	AVSS		-
		P18		
4.4		AN08	Е	Ť
44	-	SOT2_2	F	J
		(SDA2_2)		
		P19		
45	-	SCK2_2	Е	Н
		(SCL2_2)		
		P23		
46	34	SCK0_0	G	Н
	_	(SCL0_0)		
		TIOA7_1		
	_	P22		
47	35	SOT0_0 (SDA0_0)	G	Н
		TIOB7_1		
		P21		
	-	SIN0_0		
48	36	INT06_1	G	G
	-	WKUP2		
		P00		
49	37	TRSTX	E	Е
		P01		
50	38	TCK	E	Е
30	30	SWCLK		E
		P02		
51	39	TDI	E	Е
		11/1		



Pin No			I/O ainsuit	Pin state	
LQFP-64 QFN-64	LQFP-48 QFN-48	Pin name	I/O circuit type	type	
		P03			
52	40	TMS	E	Е	
		SWDIO			
		P04			
53	41	TDO	Е	Е	
		SWO			
		P0A			
54	-	SIN4_0	Е	F	
		INT00_2			
		P0B			
55	_	SOT4_0	Е	Н	
33	_	(SDA4_0)	L	11	
		TIOB6_1			
		POC			
56	_	SCK4_0	Е	Н	
	_	(SCL4_0)			
		TIOA6_1			
	_	P0F			
	_	NMIX			
57	42	CROUT_1	Е	I	
	_	RTCCO_0			
	_	SUBOUT_0			
		WKUP0			
	_	P62			
58	-	SCK5_0	I	Н	
	<u> </u>	(SCL5_0)			
		ADTG_3			
	<u> </u>	P61			
59	43	SOT5_0 (SDA5_0)	I	Н	
39		TIOB2_2		11	
	<u> </u>	DTTI0X_2			
		P60			
		SIN5_0			
	<u> </u>	TIOA2_2			
60	44	INT15_1	I	G	
		IC00_0			
		WKUP3			
61	45	P80	G	О	
62	46	P81	G	0	
63	47	P82	G	0	
64	48	VSS		-	



## • List of pin functions

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

			Pin	No
Pin function	Pin name	name Function description	LQFP-64	LQFP-48
			QFN-64	QFN-48
ADC	ADTG_2		9	5
	ADTG_3	A/D converter external trigger input pin	58	-
	ADTG_6		8	-
	AN00		34	25
	AN01		35	26
	AN02		36	27
	AN03	A/D converter analog input pin.	37	28
	AN04	ANxx describes ADC ch.xx.	38	29
	AN05		39	30
	AN07		40	=
	AN08		44	=
Base Timer	TIOA0_1	Base timer ch.0 TIOA pin	10	6
0	TIOB0_0	•	22	18
	TIOB0_1	Base timer ch.0 TIOB pin	5	=
Base Timer	TIOA1_1	Base timer ch.1 TIOA pin	11	7
1	TIOB1_0	•	23	19
	TIOB1 1	Base timer ch.1 TIOB pin	6	-
Base Timer	TIOA2_1		12	8
2	TIOA2_2	Base timer ch.2 TIOA pin	60	44
	TIOB2_0		24	-
	TIOB2_1	Base timer ch.2 TIOB pin	7	-
	TIOB2_2	1	59	43
Base Timer	TIOA3_1	Base timer ch.3 TIOA pin	13	9
3	TIOB3_0	•	25	=
	TIOB3_1	Base timer ch.3 TIOB pin	8	-
Base Timer	TIOA4_1	Base timer ch.4 TIOA pin	14	10
4	TIOB4_0	Base timer ch.4 TIOB pin	26	-
Base Timer	TIOA5_1	Base timer ch.5 TIOA pin	15	11
5	TIOB5_0	Base timer ch.5 TIOB pin	27	-
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin	56	=
6	TIOB6_1	Base timer ch.6 TIOB pin	55	-
Base Timer	TIOA7_1	Base timer ch.7 TIOA pin	46	34
7	TIOB7_1	Base timer ch.7 TIOB pin	47	35
Debugger	SWCLK	Serial wire debug interface clock input pin	50	38
	SWDIO	Serial wire debug interface data input / output pin	52	40
	SWO	Serial wire viewer output pin	53	41
	TRSTX	J-TAG reset Input pin	49	37
	TCK	J-TAG test clock input pin	50	38
	TDI	J-TAG test data input pin	51	39
	TMS	J-TAG test mode state input/output pin	52	40
	TDO	J-TAG debug data output pin	53	41



			Pin	No
Pin function	Pin name	Function description	LQFP-64	LQFP-48
			QFN-64	QFN-48
External	INT00_0	External interrupt request 00 input pin	2	2
Interrupt	INT00_2		54	-
	INT01_0	External interrupt request 01 input pin	3	3
	INT02_0	External interrupt request 02 input pin	4	4
	INT02_1	Zinema merupi request 02 mpar pm	35	26
	INT03_1	External interrupt request 03 input pin	38	29
	INT03_2	Zinema interrupt request of input pin	5	_
	INT04_0		8	-
	INT04_1	External interrupt request 04 input pin	40	-
	INT04_2		6	-
	INT05_2	External interrupt request 05 input pin	7	-
	INT06_1	External interrupt request 06 input pin	48	36
	INT06_2		27	-
	INIT15_1	External interrupt request 15 input pin	60	44
	NMIX	Non-Maskable Interrupt input pin	57	42
GPIO	P00		49	37
	P01	General-purpose I/O port 0	50	38
	P02		51	39
	P03		52	40
	P04		53	41
	P0A		54	_
	P0B		55	_
	P0C		56	_
	P0F		57	42
	P10		34	25
	P11		35	26
	P12		36	27
	P13		37	28
	P14	General-purpose I/O port 1	38	29
	P15		39	30
	P17		40	-
	P18		44	-
	P19		45	-
	P21		48	36
	P22	General-purpose I/O port 2	47	35
	P23		46	34



			Pin	No
Pin function	Pin name	Function description	LQFP-64	LQFP-48
		•	QFN-64	QFN-48
GPIO	P30		5	-
	P31		6	-
	P32		7	-
	P33		8	-
	P39		9	5
	P3A	General-purpose I/O port 3	10	6
	P3B		11	7
	P3C		12	8
	P3D		13	9
	P3E		14	10
	P3F		15	11
	P46		19	15
	P47		20	16
	P49		22	18
	P4A		23	19
	P4B	General-purpose I/O port 4	24	-
	P4C		25	-
	P4D		26	-
	P4E		27	-
	P50		2	2
	P51	General-purpose I/O port 5	3	3
	P52		4	4
	P60		60	44
	P61	General-purpose I/O port 6	59	43
	P62		58	-
	P80		61	45
	P81	General-purpose I/O port 8	62	46
	P82		63	47
	PE0		28	20
	PE2	General-purpose I/O port E	30	22
	PE3		31	23



			Pin No	
Pin function	Pin name	Function description	LQFP-64 QFN-64	LQFP-48 QFN-48
Multi- function	SINO_0	Multi-function serial interface ch.0 input pin	48	36
Serial 0	SOT0_0 (SDA0_0)	Multi-function serial interface ch.0 output pin. This pin operates as SOT0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an I <sup>2</sup> C (operation mode 4).	47	35
	SCK0_0 (SCL0_0)	Multi-function serial interface ch.0 clock I/O pin. This pin operates as SCK0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an I <sup>2</sup> C (operation mode 4).	46	34
Multi-	SIN1_1	Multi-function serial interface ch.1 input pin	35	26
function Serial 1	SOT1_1 (SDA1_1)	Multi-function serial interface ch.1 output pin. This pin operates as SOT1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4).	36	27
	SCK1_1 (SCL1_1)	Multi-function serial interface ch.1 clock I/O pin. This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4).	37	28
Multi-	SIN2_2	Multi-function serial interface ch.2 input pin	40	-
function Serial 2	SOT2_2 (SDA2_2)	Multi-function serial interface ch.2 output pin. This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA2 when it is used in an I <sup>2</sup> C (operation mode 4).	44	-
	SCK2_2 (SCL2_2)	Multi-function serial interface ch.2 clock I/O pin. This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I <sup>2</sup> C (operation mode 4).	45	-

20



			Pin	No
Pin function	Pin name	Function description	LQFP-64	LQFP-48
			QFN-64	QFN-48
Multi-	SIN3_1	Multi-function serial interface ch.3 input pin	2	2
function Serial 3	SOT3_1 (SDA3_1)	Multi-function serial interface ch.3 output pin. This pin operates as SOT3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA3 when it is used in an I <sup>2</sup> C (operation mode 4).	3	3
	SCK3_1 (SCL3_1)	Multi-function serial interface ch.3 clock I/O pin. This pin operates as SCK3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	4	4
Multi-	SIN4_0	Multi-function serial interface ch.4 input pin	54	-
function Serial 4	SOT4_0 (SDA4_0)	Multi-function serial interface ch.4 output pin. This pin operates as SOT4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA4 when it is used in an I <sup>2</sup> C (operation mode 4).	55	-
	SCK4_0 (SCL4_0)	Multi-function serial interface ch.4 clock I/O pin. This pin operates as SCK4 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL4 when it is used in an I <sup>2</sup> C (operation mode 4).	56	-
Multi-	SIN5_0	Multi-function serial interface ch.5 input pin	60	44
function Serial 5	SOT5_0 (SDA5_0)	Multi-function serial interface ch.5 output pin. This pin operates as SOT5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA5 when it is used in an I <sup>2</sup> C (operation mode 4).	59	43
	SCK5_0 (SCL5_0)	Multi-function serial interface ch.5 clock I/O pin. This pin operates as SCK5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL5 when it is used in an I <sup>2</sup> C (operation mode 4).	58	-



Pin function		Function description	Pin No	
			LQFP-64	LQFP-48
			QFN-64	QFN-48
Multi- function Serial 6	SIN6_1	Multi-function serial interface ch.6 input pin	8	-
	SOT6_1 (SDA6_1)	Multi-function serial interface ch.6 output pin. This pin operates as SOT6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an I <sup>2</sup> C (operation mode 4).	7	-
	SCK6_1 (SCL6_1)	Multi-function serial interface ch.6 clock I/O pin. This pin operates as SCK6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an I <sup>2</sup> C (operation mode 4).	6	-
Multi-	SIN7_1	Multi-function serial interface ch.7 input pin	27	-
function Serial 7	SOT7_1 (SDA7_1)	Multi-function serial interface ch.7 output pin. This pin operates as SOT7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA7 when it is used in an I <sup>2</sup> C (operation mode 4).	26	-
	SCK7_1 (SCL7_1)	Multi-function serial interface ch.7 clock I/O pin. This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an I <sup>2</sup> C (operation mode 4).	25	-




			Pin	No
Pin function	Pin name	Function description	LQFP-64	LQFP-48
		·	QFN-64	QFN-48
Multi-	DTTI0X_0	Input signal of waveform generator to control	9	5
function Timer 0	DTTI0X_2	outputs RTO00 to RTO05 of Multi-function timer 0	59	43
	FRCK0_2	16-bit free-run timer ch.0 external clock input pin	35	26
	IC00_0		60	44
	IC00_2		36	27
	IC01_2	16-bit input capture input pin of	37	28
	IC02_0	Multi-function timer 0.	35	26
	IC02_2	ICxx describes a channel number.	38	29
	IC03_2		39	30
	RTO00_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	10	6
	RTO01_0 (PPG00_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG00 when it is used in PPG0 output modes.	11	7
	RTO02_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	12	8
	RTO03_0 (PPG02_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG02 when it is used in PPG0 output modes.	13	9
	RTO04_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	14	10
	RTO05_0 (PPG04_0)	Waveform generator output pin of Multi-function timer 0. This pin operates as PPG04 when it is used in PPG0 output modes.	15	11
Real-time	RTCCO_0	0.5 accords only output of a CD of the	57	42
clock	RTCCO_1	0.5 seconds pulse output pin of Real-time clock	37	28
	RTCCO_2	CIUCK	10	6
	SUBOUT_0		57	42
	SUBOUT_1		37	28
	SUBOUT_2		10	6
Low Power	WKUP0	Deep stand-by mode return signal input pin 0	57	42
Consumption	WKUP1	Deep stand-by mode return signal input pin 1	35	26
Mode	WKUP2	Deep stand-by mode return signal input pin 2	48	36
	WKUP3	Deep stand-by mode return signal input pin 3	60	44




	Pin name	Function description	Pin No	
Pin function			LQFP-64 QFN-64	LQFP-48 QFN-48
RESET	INITX	External Reset Input pin. A reset is valid when INITX = L.	21	17
Mode	MD0	Mode 0 pin.  During normal operation, MD0 = L must be input During serial programming to flash memory, MD0 = H must be input.	29	21
	MD1	Mode 1 pin.  During normal operation, input is not needed  During serial programming to flash memory,  MD1 = L must be input.	28	20
POWER	VCC	Power supply pin	1	1
			18	14
			33	-
GND	VSS	GND pin	16	12
			32	24
			64	48
CLOCK	X0	Main clock (oscillation) input pin	30	22
	X0A	Sub clock (oscillation) input pin	19	15
	X1	Main clock (oscillation) I/O pin	31	23
	X1A	Sub clock (oscillation) I/O pin	20	16
	CROUT_1	Built-in high-speed CR-osc clock output port	57	42
ADC POWER	AVCC	A/D converter analog power pin	41	31
	AVRH	A/D converter analog reference voltage input pin	42	32
ADC GND	AVSS	A/D converter GND pin	43	33
C pin	С	Power stabilization capacity pin	17	13



### ■ I/O CIRCUIT TYPE










Туре	Circuit	Remarks
E	P-ch P-ch Digital output  R  P-ch Digital output	<ul> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>With pull-up resistor control</li> <li>With standby control</li> <li>Pull-up resistor         <ul> <li>Approximately 50kΩ</li> </ul> </li> <li>I<sub>OH</sub> = -4mA, I<sub>OL</sub> = 4mA</li> <li>When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> </ul>
	Pull-up resistor control	
	∬ Digital input	
	Standby mode Control	
F	P-ch Digital output  R Pull-up resistor control  Standby mode Control  Analog input  Input control	<ul> <li>CMOS level output</li> <li>CMOS level hysteresis input</li> <li>With input control</li> <li>Analog input</li> <li>With pull-up resistor control</li> <li>With standby control</li> <li>Pull-up resistor <ul> <li>Approximately 50kΩ</li> </ul> </li> <li>I<sub>OH</sub> = -4mA, I<sub>OL</sub> = 4mA</li> <li>When this pin is used as an I<sup>2</sup>C pin, the digital output P-ch transistor is always off</li> </ul>







#### ■ HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your Spansion semiconductor devices.

#### Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

### Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

### • Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

#### (1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

#### (2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

#### (3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

#### Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-3E



#### Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### · Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

### Precautions Related to Usage of Devices

Spansion semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under Spansion's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to Spansion recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. Spansion recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with Spansion ranking of recommended conditions.



#### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C.

  When you open Dry Package that recommends humidity 40% to 70% relative humidity.
- (3) When necessary, Spansion packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.
- (4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the Spansion recommended conditions for baking.

Condition: 125°C/24 h

#### Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 M $\Omega$ ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



#### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

#### (1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

#### (2) Discharge of Static Electricity

When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.

### (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

### (4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

#### (5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases.

Customers considering the use of Spansion products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://www.spansion.com/fjdocuments/fj/datasheet/e-ds/DS00-00004.pdf

Downloaded from Arrow.com.



#### ■ HANDLING DEVICES

#### Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with each Power supply pins and GND pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately  $0.1~\mu F$  be connected as a bypass capacitor between each Power supply pins and GND pins near this device.

#### Stabilizing supply voltage

A malfunction may occur when the power supply voltage fluctuates rapidly even though the fluctuation is within the recommended operating conditions of the VCC power supply voltage. As a rule, with voltage stabilization, suppress the voltage fluctuation so that the fluctuation in VCC ripple (peak-to-peak value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the VCC value in the recommended operating conditions, and the transient fluctuation rate does not exceed  $0.1~V/\mu s$  when there is a momentary fluctuation on switching the power supply.


#### · Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator, and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

#### Using an external clock

To use the external clock, set general-purpose I/O ports to input the clock to X0/PE2 and X0A/P46 pins.



### Handling when using Multi-function serial pin as I<sup>2</sup>C pin

If it is using the Multi-function serial pin as  $I^2C$  pins, P-ch transistor of digital output is always disable. However,  $I^2C$  pins need to keep the electrical characteristic like other pins and not to connect to external  $I^2C$  bus system with power OFF.




#### • C Pin

This series contains the regulator. Be sure to connect a smoothing capacitor  $(C_S)$  for the regulator between the C pin and the GND pin. Please use a ceramic capacitor or a capacitor of equivalent frequency characteristics as a smoothing capacitor.

However, some laminated ceramic capacitors have the characteristics of capacitance variation due to thermal fluctuation (F characteristics and Y5V characteristics). Please select the capacitor that meets the specifications in the operating conditions to use by evaluating the temperature characteristics of a capacitor.

A smoothing capacitor of about 4.7uF would be recommended for this series.



### Mode pins (MD0, MD1)

Connect the MD pin (MD0, MD1) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

#### • Notes on power-on

Turn power on/off in the following order or at the same time.

If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on :  $VCC \rightarrow AVCC \rightarrow AVRH$ 

Turning off : AVRH  $\rightarrow$  AVCC  $\rightarrow$  VCC

#### Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.


## • Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.

If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.



### ■ BLOCK DIAGRAM




### **■ MEMORY SIZE**

See "● Memory size" in "■PRODUCT LINEUP" to confirm the memory size.



## **■ MEMORY MAP**

Memory Map (1)





Memory Map (2)

• Memory Map (2)			
	MB9AF132KB/LB	MB9AF131KB/	В
0x2008_0000		0x2008_0000	
	Reserved	Reserved	
	Robervou	reconvoc	
0x2000_2000		0x2000_2000	
	SRAM1	SRAM1	
0x2000_0000	8Kbytes	0x2000_0000 8Kbytes	
	Reserved	Reserved	
0x0010_0008		0x0010_0008	
0x0010_0004		0x0010_0004 CR trimming	
0x0010_0000	Security	0x0010_0000 Security	
	Reserved	Reserved	
		i leseived	
0x0002_0000			
		0x0001_0000	
	Flash 128Kbytes	0,0001_0000	
		Flash 64Kbytes	
0x0000_0000		0x0000_0000	

Refer to the programming manual for the detail of Flash area.

<sup>•</sup>MB9AA30N/130N/130L Series Flash Programming Manual



Peripheral Address Map

Start address	End address	Bus	Peripherals
0x4000_0000	0x4000_0FFF		Flash I/F register
0x4000_1000	0x4000_FFFF	AHB	Reserved
0x4001_0000	0x4001_0FFF		Clock/Reset Control
0x4001_1000	0x4001_1FFF		Hardware Watchdog timer
0x4001_2000	0x4001_2FFF	A DDO	Software Watchdog timer
0x4001_3000	0x4001_4FFF	APB0	Reserved
0x4001_5000	0x4001_5FFF		Reserved
0x4001_6000	0x4001_FFFF		Reserved
0x4002_0000	0x4002_0FFF		Multi-function timer unit0
0x4002_1000	0x4002_1FFF		Reserved
0x4002_2000	0x4002_3FFF		Reserved
0x4002_4000	0x4002_4FFF		PPG
0x4002_5000	0x4002_5FFF	APB1	Base Timer
0x4002_6000	0x4002_6FFF	AFDI	Reserved
0x4002_7000	0x4002_7FFF		A/D Converter
0x4002_8000	0x4002_DFFF		Reserved
0x4002_E000	0x4002_EFFF		Built-in CR trimming
0x4002_F000	0x4002_FFFF		Reserved
0x4003_0000	0x4003_0FFF		External Interrupt Controller
0x4003_1000	0x4003_1FFF		Interrupt Source Check Register
0x4003_2000	0x4003_2FFF		Reserved
0x4003_3000	0x4003_3FFF		GPIO
0x4003_4000	0x4003_4FFF		Reserved
0x4003_5000	0x4003_50FF		Low Voltage Detector
0x4003_5100	0x4003_5FFF	APB2	Deep stand-by mode Controller
0x4003_6000	0x4003_6FFF	AI DZ	Reserved
0x4003_7000	0x4003_7FFF		Reserved
0x4003_8000	0x4003_8FFF		Multi-function serial Interface
0x4003_9000	0x4003_9FFF		Reserved
0x4003_A000	0x4003_AFFF		Reserved
0x4003_B000	0x4003_BFFF		Real-time clock
0x4003_C000	0x4003_FFFF		Reserved
0x4004_0000	0x4004_FFFF		Reserved
0x4005_0000	0x4005_FFFF		Reserved
0x4006_0000	0x4006_0FFF		Reserved
0x4006_1000	0x4006_1FFF	AHB	Reserved
0x4006_2000	0x4006_2FFF		Reserved
0x4006_3000	0x4006_3FFF		Reserved
0x4006_4000	0x41FF_FFFF		Reserved



#### ■ PIN STATUS IN EACH CPU STATE

The terms used for pin status have the following meanings.

• INITX = 0

This is the period when the INITX pin is the "L" level.

• INITX = 1

This is the period when the INITX pin is the "H" level.

SPL = 0

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB\_CTL) is set to "0".

• SPL = 1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB\_CTL) is set to "1".

· Input enabled

Indicates that the input function can be used.

• Internal input fixed at "0"

This is the status that the input function cannot be used. Internal input is fixed at "L".

Hi-Z

Indicates that the pin drive transistor is disabled and the pin is put in the Hi-Z state.

· Setting disabled

Indicates that the setting is disabled.

· Maintain previous state

Maintains the state that was immediately prior to entering the current mode.

If a built-in peripheral function is operating, the output follows the peripheral function.

If the pin is being used as a port, that output is maintained.

· Analog input is enabled

Indicates that the analog input is enabled.

· Trace output

Indicates that the trace function can be used.

· GPIO selected

In Deep stand-by mode, pins switch to the general-purpose I/O port.



# • List of Pin Status

		riii Sta								
us type	Function	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, lode, or ode state	Deep star mode or De STOP m		Return from Deep stand-by mode state
Pin status type	group	Power supply unstable	Power sup	oply stable	Power supply stable	Power sup	oply stable	Power sup	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	INIT	X = 1	INIT	X = 1	INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
A	External main clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state / When oscillation stop*1, output maintain previous state / Internal input fixed at "0"	Hi-Z / Input enabled / When oscillation stop* <sup>1</sup> , Hi-Z / Internal input fixed at "0"	Output maintain previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Output maintain previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Output maintain previous state / Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state
В	Main crystal oscillator output pin	Hi-Z / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at "0"	Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at "0"	Maintain previous state / When oscillation stop* <sup>1</sup> , Hi-Z output / Internal input fixed at "0"	Maintain previous state / When oscillation stop*¹, Hi-Z output / Internal input fixed at "0"	Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at "0"	Maintain previous state / When oscillation stop*1, Hi-Z output / Internal input fixed at "0"
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
С	INITX input pin	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled	Pull-up / Input enabled



Pin status type	Function	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, lode, or ode state	mode or De	nd-by RTC ep stand-by ode state	Return from Deep stand-by mode state
Pin stat	group	Power supply unstable	Power sup		Power supply stable		oply stable		oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
	Mode	Input	Input	Input	Input	Input	Input	Input	Input	Input
D	input pin	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled	enabled
Е	JTAG selected	Hi-Z	Pull-up / Input enabled	Pull-up / Input enabled	pp / Maintair nt previous		Maintain previous	Maintain previous	Maintain previous state	Maintain previous
	GPIO selected	Setting disabled	Setting disabled	state state	state	Hi-Z / Internal input fixed at "0"	state	Hi-Z / Internal input fixed at "0"	state	
	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state	GPIO	Hi-Z/	GPIO
F	Resource other than above selected	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed	selected  Maintain	Internal input fixed at "0"	selected  Maintain
	GPIO selected		enabled	enabled			at "0"	previous state		previous state
	WKUP enabled	Setting disabled	Setting disabled	Setting disabled			Hi-Z / Internal input fixed at "0"	WKUP input enabled	Hi-Z / WKUP input enabled	GPIO selected
G	External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain previous	Maintain previous state	GPIO	Hi-Z/	GPIO
	Resource other than above selected	Hi-Z	Hi-Z / Input	Hi-Z / Input	state	state	Hi-Z / Internal input fixed	selected	Internal input fixed at "0"	selected
	GPIO selected		enabled	enabled			at "0"	Maintain previous state		Maintain previous state
7.7	Resource selected	11: 7	Hi-Z /	Hi-Z /	Maintain	Maintain	Hi-Z / Internal	GPIO selected	Hi-Z / Internal	GPIO selected
Н	GPIO selected	Hi-Z	Input enabled	Input enabled	previous state	previous state	input fixed at "0"	Maintain previous state	input fixed at "0"	Maintain previous state



Pin status type	Function	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, ode, or ode state	mode or De	Deep stand-by RTC mode or Deep stand-by STOP mode state		
Pin stat	group	Power supply unstable	-	oply stable	Power supply stable		oply stable	·	oply stable	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1	
		-	-	-	-	SPL = U		SPL=0	SFL=1	-	
	NMIX selected	Setting disabled	Setting disabled	Setting disabled			Maintain previous state			GPIO	
Ι	Resource other than above selected	Hi-Z	Hi-Z/ Hi-Z/ Input Input		Maintain previous state	Maintain previous state	Hi-Z / Internal	WKUP input enabled	Hi-Z / WKUP input enabled	selected	
	GPIO selected		enabled	enabled			input fixed at "0"			Maintain previous state	
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled							
J	Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous	Maintain previous	Hi-Z / Internal input fixed	GPIO selected	Hi-Z / Internal input fixed	GPIO selected	
	GPIO selected	uisaciou	uisaciou	assasion	state	state	at "0"	Maintain previous state	at "0"	Maintain previous state	
	Analog input selected	Hi-Z	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	Hi-Z / Internal input fixed at "0" / Analog input enabled	
K	External interrupt enabled selected Resource other than above selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Maintain previous state Hi-Z / Internal	GPIO selected	Hi-Z / Internal input fixed at "0"	GPIO selected	
	GPIO selected						input fixed at "0"	Maintain previous state		Maintain previous state	



us type	Function	Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	RTC m	mode, ode, or ode state		nd-by RTC ep stand-by ode state	Return from Deep stand-by mode state
Pin status type	group	Power supply unstable		oply stable	Power supply stable	'	oply stable	·	oply stable	Power supply stable
		-	INITX = 0	INITX = 1	INITX = 1	SPL = 0	X = 1 SPL = 1	SPL = 0	X = 1 SPL = 1	INITX = 1
		_	Hi-Z/	Hi-Z /	Hi-Z /	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z /
			Internal	Internal	Internal	Internal	Internal	Internal	Internal	Internal
	Analog		input fixed	input fixed	input fixed	input fixed	input fixed	input fixed	input fixed	input fixed
	input	Hi-Z	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /	at "0" /
	selected	III-Z	Analog	Analog	Analog	Analog	Analog	Analog	Analog	Analog
	selected		input	Ŭ.	Ü	input	input	input	input	input
			-	input enabled	input enabled	enabled	enabled	_	enabled	enabled
L	WKUP enabled		enabled	enabled	enabled	enabled	Hi-Z / Internal input fixed at "0"	enabled  WKUP  input  enabled	Hi-Z / WKUP input enabled	enabled
	External interrupt enabled selected Setting disabled	· ·		Maintain previous	Maintain previous	Maintain previous state	GPIO	Hi-Z/	GPIO selected	
	Resource other than above selected	:			state	state	Hi-Z / Internal input fixed	selected Internal input fixed at "0"		
	GPIO selected						at "0"	Maintain previous state		Maintain previous state
	Sub crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
М	External sub clock input selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state / When oscillation stop*², output maintain previous state / Internal input fixed at "0"	Hi-Z / Input enabled / When oscillation stop*², Hi-Z / Internal input fixed at "0"	Maintain previous state / When oscillation stop*², output maintain previous state / Internal input fixed at "0"	Hi-Z / Input enabled / When oscillation stop*², Hi-Z / Internal input fixed at "0"	Maintain previous state / When Return from Deep Stand-by STOP mode, GPIO selected
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Output maintain previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Output maintain previous state / Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state



status type	Function	Power-on reset or low voltage detection state	r ge in INITX input state		Run mode or sleep mode state	RTC m	mode, lode, or ode state	mode or De	nd-by RTC ep stand-by ode state	Return from Deep stand-by mode state
Pin statı	group	Power supply unstable	Power sup	oply stable	Power supply stable	·	oply stable	Power sup	Power supply stable	
		-	INITX = 0	INITX = 1	INITX = 1		X = 1	INIT:		INITX = 1
		-	-	-	-	SPL = 0	SPL = 1	SPL = 0	SPL = 1	-
						Maintain	Maintain	Maintain	Maintain	Maintain
						previous	previous	previous	previous	previous
						state /	state /	state /	state /	state /
		Hi-Z/	Hi-Z/	Hi-Z/		When	When	When	When	When
	Sub crystal	Internal	Internal	Internal	Maintain	oscillation	oscillation	oscillation	oscillation	oscillation
	oscillator	input fixed	input fixed	input fixed	previous	stops*2,	stops*2,	stops*2,	stops*2,	stops*2,
	output pin	at "0"	at "0"	at "0"	state	Hi-Z /	Hi-Z /	Hi-Z/	Hi-Z/	Hi-Z /
N						Internal	Internal	Internal	Internal	Internal
						input fixed	input fixed	input fixed	input fixed	input fixed
						at "0"	at "0"	at "0"	at "0"	at "0"
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state	Hi-Z / Internal input fixed at "0"	Maintain previous state
О	GPIO	Hi-Z	Hi-Z / Input enabled	Hi-Z / Input enabled	Maintain previous state	Maintain previous state	Hi-Z / Internal input fixed at "0"	GPIO/ Internal input fixed at "0"	Hi-Z / Internal input fixed at "0"	Maintain previous state
	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
P	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Hi-Z / Input enabled	Maintain previous state	Hi-Z/ Input enabled	Maintain previous state

<sup>\*1:</sup> Oscillation is stopped at Sub run mode, Low-speed CR run mode, Sub sleep mode, Low-speed CR sleep mode, Sub timer mode, Low-speed CR timer mode, RTC mode, STOP mode, Deep standby RTC mode, and Deep standby STOP mode.

<sup>\*2:</sup> Oscillation is stopped at STOP mode and Deep stand-by STOP mode.



#### **■ELECTRICAL CHARACTERISTICS**

#### 1. Absolute Maximum Ratings

Parameter	Symbol	Ra	ting	Unit	Remarks
	Symbol	Min	Max	Offic	Remarks
Power supply voltage* <sup>1,*2</sup>	Vcc	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage*1,*3	AVcc	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage*1,*3	AVRH	Vss - 0.5	Vss + 6.5	V	
Input voltage*1	$V_{\rm I}$	Vss - 0.5	Vcc + 0.5 (≤ 6.5V)	V	
		Vss - 0.5	Vss + 6.5	V	5V tolerant
Analog pin input voltage*1	$V_{IA}$	Vss - 0.5	AVcc + 0.5 (≤ 6.5V)	V	
Output voltage*1	Vo	Vss - 0.5	Vcc + 0.5 (≤ 6.5V)	V	
"L" level maximum output current*4	$I_{OL}$	-	10	mA	
"L" level average output current*5	$I_{OLAV}$	-	4	mA	
"L" level total maximum output current	$\sum I_{OL}$	ı	60	mA	
"L" level total average output current*6	$\sum I_{OLAV}$	=	30	mA	
"H" level maximum output current*4	$I_{OH}$	-	-10	mA	
"H" level average output current*5	$I_{OHAV}$	ı	- 4	mA	
"H" level total maximum output current	$\sum I_{OH}$	-	-60	mA	
"H" level total average output current*6	$\sum I_{OHAV}$	=	-30	mA	
Power consumption	$P_{D}$	=	400	mW	
Storage temperature	$T_{STG}$	- 55	+ 150	°C	

<sup>\*1 :</sup> These parameters are based on the condition that Vss = AVss = 0.0V.

#### <WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

<sup>\*2:</sup> Vcc must not drop below Vss - 0.5V.

<sup>\*3 :</sup> Be careful not to exceed Vcc + 0.5 V, for example, when the power is turned on.

<sup>\*4:</sup> The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

<sup>\*5:</sup> The average output current is defined as the average current value flowing through any one of the corresponding pins for a 100 ms period.

<sup>\*6:</sup> The total average output current is defined as the average current value flowing through all of corresponding pins for a 100ms.



## 2. Recommended Operating Conditions

(Vss = AVss = 0.0V)

Por	ameter	Symbol	Conditions	Va	lue	Unit	Remarks
Fai	ametei	Symbol	Conditions	Min	Max	Offic	Remarks
Power supply	voltage	Vcc	-	1.8	5.5	V	
Analog power supply voltage		AVcc	-	1.8	5.5	V	AVcc = Vcc
		AVRH		2.7	AVcc	V	$AVcc \ge 2.7 \text{ V}$
Analog reference voltage		АУКП	=	AVcc	AVcc		AVcc < 2.7 V
Smoothing cap	pacitor	$C_S$	=	1	10	μF	For Regulator *
Operating Temperature	FPT-48P-M49, LCC-48P-M73, FPT-64P-M38, FPT-64P-M39, LCC-64P-M24	Ta	-	- 40	+ 85	°C	

<sup>\* :</sup> See "•C Pin" in "■HANDLING DEVICES" for the connection of the smoothing capacitor.

#### <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



# 3. DC Characteristics

# (1) Current Rating

 $(Vcc = AVcc = 1.8V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks			
Parameter	Syllibol	name	Conditions	Min	Typ* <sup>4</sup>	Max	Ullit	Remarks			
			Normal operation	-	20	25	mA	CPU: 20MHz, Peripheral: 20MHz, Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1			
	Ice	VCC	(PLL)	-	10	15	mA	CPU: 20MHz, Peripheral: clock stoped, NOP operation *1			
						Normal operation (built-in high-speed CR)	-	4.5	5	mA	CPU / Peripheral : 4MHz*2 Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1
Power supply current			Normal operation (sub oscillation)	-	0.25	0.35	mA	CPU / Peripheral : 32kHz Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1			
			Normal operation (built-in low-speed CR)	-	0.3	0.45	mA	CPU / Peripheral : 100kHz Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1			
			SLEEP operation (PLL)	-	9	13	mA	Peripheral : 20MHz *1			
	Lace		SLEEP operation (built-in high-speed CR)	-	2	2.5	mA	Peripheral : 4MHz*2			
	Iccs	-	SLEEP operation (sub oscillation)	-	0.1	0.2	mA	Peripheral : 32kHz *1			
			SLEEP operation (built-in low-speed CR)	-	0.2	0.35	mA	Peripheral : 100kHz *1			



Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks				
Farameter	Syllibol	name	Conditions	Min	Typ*4	Max	Offic					
	$I_{CCR}$		RTC mode	-	1.8	7.5	μΑ	Ta = + 25°C, When LVD is off *1, *3, *4				
	1CCR		KTC mode	ı	7	62	μΑ	Ta = + 85°C, When LVD is off *1, *3, *4				
	$I_{CCRD}$		Deep stand-by	-	1.6	3	μΑ	Ta = + 25°C, When LVD is off *1, *3, *4				
Power supply	ICCRD		RTC mode	-	3.6	14.5	μΑ	Ta = + 85°C, When LVD is off *1, *3, *4				
current	I <sub>CCH</sub>	Ī.,	Lagy	Iccu	$I_{CCH}$		STOP mode	-	0.7	7	μΑ	Ta = $+25$ °C, When LVD is off *1, *4
			STOP mode	-	6	60	μΑ	Ta = +85°C, When LVD is off *1, *4				
	$I_{CCHD}$	VCC	Deep stand-by STOP mode	-	0.5	2.5	μΑ	Ta = + 25°C, When LVD is off *1, *4				
				-	2.5	12.5	μΑ	Ta = + 85°C, When LVD is off *1, *4				
Low voltage							For occurrence of reset or for occurrence of interrupt in normal mode operation	-	10	42	μΑ	When not detected
Low voltage detection circuit (LVD) power supply current	I <sub>CCLVD</sub>		For occurrence of reset and for occurrence of interrupt in normal mode operation	-	14	56	μΑ	when not detected				
			For occurrence of interrupt in low power mode operation	-	0.3	2	μΑ	When not detected				

<sup>\*1:</sup> When all ports are fixed.

<sup>\*2:</sup> When setting it to 4MHz by trimming.

<sup>\*3:</sup> When using sub crystal oscillator. \*4: When Vcc=3.3V



# (2) Pin Characteristics

 $(Vcc = AVcc = 1.8V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
Farameter	Symbol	Fill Halfie	Conditions	Min	Тур	Max	Offic	Remarks
		MD0, MD1, PE0, PE2, PE3, P46, P47, INITX	-	Vcc × 0.8	-	Vcc + 0.3	V	
"H" level input voltage (hysteresis input)	V <sub>IHS</sub>	P21, P22, P23, P50, P51, P52, P80, P81, P82	-	Vcc× 0.7	-	Vss + 5.5	V	5V tolerant
		CMOS hysteresis input pins other than the above	-	Vcc × 0.7	-	Vcc + 0.3	V	
"L" level input	V	MD0, MD1, PE0, PE2, PE3, P46, P47, INITX	-	Vss - 0.3	-	Vcc× 0.2	V	
(hysteresis input)	V <sub>ILS</sub>	CMOS hysteresis input pins other than the above	-	Vss - 0.3	-	Vcc× 0.3	V	
"H" level output voltage	V <sub>OH</sub>	Pxx	$Vcc \ge 4.5 \text{ V}$ $I_{OH} = -4mA$ $Vcc < 4.5 \text{ V}$	Vcc - 0.5 Vcc -	-	Vcc Vcc	V	
"L" level output voltage	V <sub>OL</sub>	Pxx	$\begin{split} &I_{OH} = -1 mA \\ &Vcc \geq 4.5 \text{ V} \\ &I_{OL} = 4 mA \\ &Vcc < 4.5 \text{ V} \\ &I_{OL} = 2 mA \end{split}$	0.5 Vss	-	0.4	V	
Input leak current	${ m I}_{ m IL}$	-	-	- 5	-	+5	μΑ	
Pull-up resistance value	$R_{PU}$	Pull-up pin	$Vcc \ge 4.5 \text{ V}$ $Vcc < 4.5 \text{ V}$	25 40	50 100	100	kΩ	
Input capacitance	C <sub>IN</sub>	Other than VCC, VSS, AVCC, AVSS, AVRH	-	-	5	15	pF	



#### 4. AC Characteristics


# (1) Main Clock Input Characteristics

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Doromotor	Cymahal	Pin	Conditions	Va	lue	1 1 1 1 1 1	Domonico		
Parameter	Symbol	name	Conditions	Min	Max	Unit	Remarks		
			$Vcc \ge 2.0V$	4	20	MHz	When crystal oscillator		
Input frequency	$F_{CH}$		Vcc < 2.0V	4	4	MHz	is connected		
input frequency	гсн		$Vcc \ge 4.5V$	4	20	MHz	When using external		
					Vcc < 4.5V	4	16	MHz	clock
Input clock cycle	<b>+</b>	X0,	$Vcc \ge 4.5V$	50	250	ns	When using external		
input clock cycle	$t_{CYLH}$	X1	Vcc < 4.5V	62.5	250	ns	clock		
Input clock pulse			Pwh/tcylh,	45	55	%	When using external		
width	-		Pwl/tcylh	43	33	%0	clock		
Input clock rise	t <sub>CF</sub> ,				5	*20	When using external		
time and fall time	$t_{CR}$		-	i	3	ns	clock		
	F <sub>CM</sub>	-	-	-	20	MHz	Master clock		
	F <sub>CC</sub>	-	-	-	20	MHz	Base clock (HCLK/FCLK)		
Internal operating clock*1	F <sub>CP0</sub>	-	-	-	20	MHz	APB0 bus clock*2		
frequency	F <sub>CP1</sub>	-	-	-	20	MHz	APB1 bus clock*2		
	F <sub>CP2</sub>	-	-	-	20	MHz	APB2 bus clock* <sup>2</sup>		
	$t_{CYCC}$	ı	-	50	1	ns	Base clock (HCLK/FCLK)		
Internal operating clock*1	$t_{CYCP0}$	ı	-	50	-	ns	APB0 bus clock*2		
cycle time	t <sub>CYCP1</sub>	-	-	50	-	ns	APB1 bus clock*2		
	t <sub>CYCP2</sub>	ı	-	50	-	ns	APB2 bus clock* <sup>2</sup>		

<sup>\*1:</sup> For more information about each internal operating clock, see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

<sup>\*2:</sup> For about each APB bus which each peripheral is connected to, see "■BLOCK DIAGRAM" in this data sheet.






## (2) Sub Clock Input Characteristics

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

	1							· · · · · · · · · · · · · · · · · · ·	
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks	
Farameter	Symbol	name	Conditions	Min	Тур	Max	Offic	Nemarks	
Input frequency	$F_{CL}$		-	ı	32.768	ı	kHz	When crystal oscillator is connected	
		X0A,	-	32	-	100	kHz	When using external clock	
Input clock cycle	$t_{ m CYLL}$	X1A	-	10	-	31.25	μs	When using external clock	
Input clock pulse width	-		Pwh/tcyll, Pwl/tcyll	45	-	55	%	When using external clock	



## (3) Built-in CR Oscillation Characteristics

• Built-in high-speed CR

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Cymbol		Conditions		Value		Unit	Remarks	
Farameter	Symbol		JOHUILIOHS	Min	Тур	Max	Offic	Remarks	
			$Ta = +25^{\circ}C$	3.92	4	4.08			
			$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.8	4	4.2	MHz	When trimming*1	
Clad for a second	2.2 V	$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	2.3	-	7.03		When not trimming		
Clock frequency	$F_{CRH}$	$Ta = +25^{\circ}C$		3.4	4	4.6			
		Vcc < 2.2 V	$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	3.16	4	4.84	MHz	When trimming*1	
	2.2 <b>V</b>		$Ta = -40^{\circ}C \text{ to } + 85^{\circ}C$	2.3	-	7.03		When not trimming	
Frequency stabilization time	$t_{CRWT}$	-		-	-	10	μs	*2	

<sup>\*1:</sup> In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

#### • Built-in low-speed CR

 $(Vcc = 1.8V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 85^{\circ}C)$ 

			( * *	C - 1.0 V	10 5.5 1,	<b>V</b> 33 —	0.0, $1a = +0.0$ to $1.05$ c)
Parameter	Symbol	Conditions		Value		Unit	Remarks
Farameter	Symbol	Conditions	Min	Тур	Max	Offic	Nemaiks
Clock frequency	F <sub>CRL</sub>	-	50	100	150	kHz	

<sup>\*2:</sup> This is the time to stabilize the frequency of high-speed CR clock after setting trimming value. This period is able to use high-speed CR clock as source clock.



#### (4-1) Operating Conditions of Main PLL (In the case of using main clock for input of PLL)

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Dorometer	Cymbol		Value		Unit	Domorko
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	200	-	-	μs	
PLL input clock frequency	$F_{PLLI}$	4	-	20	MHz	
PLL multiplication rate	-	1	-	5	multiplier	
PLL macro oscillation clock frequency	$F_{PLLO}$	10	-	20	MHz	
Main PLL clock frequency* <sup>2</sup>	F <sub>CLKPLL</sub>	ı	-	20	MHz	

<sup>\*1:</sup> Time from when the PLL starts operating until the oscillation stabilizes.

## (4-2) Operating Conditions of Main PLL (In the case of using built-in high-speed CR clock)

 $(Vcc = 2.2V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Doromotor	Symbol		Value		Unit	Remarks
Parameter	Symbol	Min	Тур	Max	Offic	Remarks
PLL oscillation stabilization wait time* <sup>1</sup> (LOCK UP time)	t <sub>LOCK</sub>	200	1	-	μs	
PLL input clock frequency	$F_{PLLI}$	3.8	4	4.2	MHz	
PLL multiplication rate	-	3	-	4	multiplier	
PLL macro oscillation clock frequency	F <sub>PLLO</sub>	11.4	-	16.8	MHz	
Main PLL clock frequency* <sup>2</sup>	F <sub>CLKPLL</sub>	ı	-	16.8	MHz	

<sup>\*1:</sup> Time from when the PLL starts operating until the oscillation stabilizes.

Note: Make sure to input to the main PLL source clock, the high-speed CR clock (CLKHC) that the frequency has been trimmed.

<sup>\*2:</sup> For more information about Main PLL clock(CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".

<sup>\*2:</sup> For more information about Main PLL clock(CLKPLL), see "Chapter: Clock" in "FM3 Family PERIPHERAL MANUAL".



# (5) Reset Input Characteristics


 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
1 arameter	Symbol	name	Conditions	Min	Max	Offic	Remarks
				500	ı	ns	
Reset input time	$t_{ m INITX}$	INITX	-	1.5	1	ms	When RTC mode or STOP mode
				1.5	-	ms	When deep stand-by mode

# (6) Power-on Reset Timing

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin		Value		Unit	Remarks
Parameter	Symbol	name	Min	Тур	Max	O III	Remarks
Power supply rising time	dV/dt		0.1	-	-	V/ms	
Power supply shut down time	Toff		1	Ī	-	ms	
Reset release voltage	Vdeth	VCC	1.44	1.60	1.76	V	When voltage rises
Reset generation voltage	Vdetl	VCC	1.39	1.55	1.71	V	When voltage drops
Reset release delay time	Tond		-	ĺ	10	ms	$dV/dt \geq 0.1 mV/\mu s$
Reset detection delay time	Toffd		-	-	0.4	ms	$dV/dt \geq -0.04 mV/\mu s$






## (7) Base Timer Input Timing

· Timer input timing

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 


Doromotor	Symbol	Din nomo	Conditions	Val	ue	Lloit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks
Input pulse width	t <sub>TIWH</sub> , t <sub>TIWL</sub>	TIOAn/TIOBn (when using as ECK,TIN)	-	2t <sub>CYCP</sub>	-	ns	



· Trigger input timing

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Doromotor	Symbol	Din nome	Conditions	Val	ue	Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Max	Offic	Remarks
Input pulse width	$t_{ m TRGH}, \ t_{ m TRGL}$	TIOAn/TIOBn (when using as TGIN)	-	2t <sub>CYCP</sub>	-	ns	



Note:  $t_{CYCP}$  indicates the APB bus clock cycle time. About the APB bus number which UART is connected to, see " $\blacksquare$ BLOCK DIAGRAM" in this data sheet.



## (8) CSIO Timing

• Synchronous serial (SPI = 0, SCINV = 0)

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin	I Conditions I		2.7V	2.7V Vcc <		Vcc≥	4.5V	Unit
		name		Min	Max	Min	Max	Min	Max	
Serial clock cycle time	t <sub>SCYC</sub>	SCKx		4t <sub>CYCP</sub>	ı	4t <sub>CYCP</sub>	1	4t <sub>CYCP</sub>	1	ns
$SCK \downarrow \rightarrow SOT$ delay time	t <sub>SLOVI</sub>	SCKx, SOTx	Internal shift clock	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \uparrow$ setup time	$t_{\rm IVSHI}$	SCKx, SINx	operation	75	1	50	1	30	1	ns
$SCK \uparrow \rightarrow SIN$ hold time	t <sub>SHIXI</sub>	SCKx, SINx		0	1	0	1	0	1	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	ı	2t <sub>CYCP</sub> - 10	ı	2t <sub>CYCP</sub> - 10	ı	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	1	t <sub>CYCP</sub> + 10	1	t <sub>CYCP</sub> + 10	1	ns
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	t <sub>SLOVE</sub>	SCKx, SOTx	External shift clock	ı	75	ı	50	ı	30* <sup>1</sup> 40* <sup>2</sup>	ns
$SIN \rightarrow SCK \uparrow$ setup time	t <sub>IVSHE</sub>	SCKx, SINx	operation	10	ı	10	ı	10	1	ns
$\begin{array}{c} SCK \uparrow \rightarrow SIN \\ hold time \end{array}$	t <sub>SHIXE</sub>	SCKx, SINx		20	1	20	1	20	1	ns
SCK fall time	tF	SCKx		Ī	5	-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	-	5	ns


<sup>\*1</sup> When PZR=0.


Notes:

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 50 pF$ .

<sup>\*2</sup> When PZR=1.









Synchronous serial (SPI = 0, SCINV = 1)

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Parameter	Symbol	Pin	Conditions	Vcc <	2.7V	2.7\ Vcc <		Vcc ≥	4.5V	Unit
		name		Min	Max	Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKx		4t <sub>CYCP</sub>	-	4t <sub>CYCP</sub>	-	$4t_{CYCP}$	1	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t <sub>SHOVI</sub>	SCKx, SOTx	Internal shift clock	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \downarrow$ setup time	$t_{IVSLI}$	SCKx, SINx	operation	75	-	50	-	30	ı	ns
$SCK \downarrow \rightarrow SIN$ hold time	$t_{ m SLIXI}$	SCKx, SINx		0	-	0	-	0	ı	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		$t_{CYCP} + 10$	-	t <sub>CYCP</sub> + 10	-	$t_{CYCP} + 10$	ı	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t <sub>SHOVE</sub>	SCKx, SOTx	External shift clock	-	75	-	50	-	30* <sup>1</sup> 40* <sup>2</sup>	ns
$SIN \rightarrow SCK \downarrow$ setup time	t <sub>IVSLE</sub>	SCKx, SINx	operation	10	-	10	-	10	ı	ns
$SCK \downarrow \rightarrow SIN$ hold time	$t_{\rm SLIXE}$	SCKx, SINx		20	-	20	-	20	ı	ns
SCK fall time	tF	SCKx		ı	5	-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	-	5	ns


<sup>\*1</sup> When PZR=0.


#### Notes:

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 50 pF$ .

<sup>\*2</sup> When PZR=1.









Synchronous serial (SPI = 1, SCINV = 0)

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions	Vcc <	Vcc < 2.7V		′ ≤ 4.5V	Vcc ≥ 4.5V		Unit
		паше		Min	Max	Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	ı	$4t_{CYCP}$	ı	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t <sub>SHOVI</sub>	SCKx, SOTx	Internal alife	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \downarrow$ setup time	$t_{IVSLI}$	SCKx, SINx	Internal shift clock	75	-	50	-	30	-	ns
$\begin{array}{c} SCK \downarrow \rightarrow SIN \\ hold time \end{array}$	t <sub>SLIXI</sub>	SCKx, SINx	operation	0	-	0	-	0	-	ns
$SOT \rightarrow SCK \downarrow$ delay time	t <sub>SOVLI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	-	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	$t_{SHSL}$	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	-	ns
$\begin{array}{c} SCK \uparrow \rightarrow SOT \\ delay time \end{array}$	t <sub>SHOVE</sub>	SCKx, SOTx	External shift clock	-	75	-	50	-	30* <sup>1</sup> 40* <sup>2</sup>	ns
$SIN \rightarrow SCK \downarrow$ setup time	t <sub>IVSLE</sub>	SCKx, SINx	operation	10	-	10	1	10	1	ns
$SCK \downarrow \rightarrow SIN$ hold time	$t_{\rm SLIXE}$	SCKx, SINx		20	-	20	ı	20	ı	ns
SCK fall time	tF	SCKx		-	5	-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	-	5	ns


<sup>\*1</sup> When PZR=0.


Notes:

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet.
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 50 pF$ .

<sup>\*2</sup> When PZR=1.









Synchronous serial (SPI = 1, SCINV = 1)

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Pin name	Conditions	Vcc <	2.7V	2.7V Vcc <		Vcc ≥	4.5V	Unit
		Hairie		Min	Max	Min	Max	Min	Max	
Serial clock cycle time	$t_{SCYC}$	SCKx		$4t_{CYCP}$	-	$4t_{CYCP}$	-	$4t_{CYCP}$	-	ns
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay \ time \end{array}$	$t_{ m SLOVI}$	SCKx, SOTx	Internal shift	-40	+40	-30	+30	-20	+20	ns
$SIN \rightarrow SCK \uparrow$ setup time	t <sub>IVSHI</sub>	SCKx, SINx	clock operation	75	-	50	1	30	1	ns
$SCK \uparrow \rightarrow SIN$ hold time	$t_{ m SHIXI}$	SCKx, SINx		0	-	0	ı	0	ı	ns
$SOT \rightarrow SCK \uparrow$ delay time	t <sub>SOVHI</sub>	SCKx, SOTx		2t <sub>CYCP</sub> - 30	-	2t <sub>CYCP</sub> - 30	ı	2t <sub>CYCP</sub> - 30	1	ns
Serial clock "L" pulse width	t <sub>SLSH</sub>	SCKx		2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	2t <sub>CYCP</sub> - 10	-	ns
Serial clock "H" pulse width	t <sub>SHSL</sub>	SCKx		t <sub>CYCP</sub> + 10	-	t <sub>CYCP</sub> + 10	1	t <sub>CYCP</sub> + 10	1	ns
$\begin{array}{c} SCK \downarrow \rightarrow SOT \\ delay time \end{array}$	t <sub>SLOVE</sub>	SCKx, SOTx	External shift clock	ı	75	ı	50	ı	30* <sup>1</sup> 40* <sup>2</sup>	ns
$SIN \rightarrow SCK \uparrow$ setup time	$t_{IVSHE}$	SCKx, SINx	operation	10	-	10	ı	10	ı	ns
$\begin{array}{c} SCK \uparrow \rightarrow SIN \\ hold time \end{array}$	t <sub>SHIXE</sub>	SCKx, SINx		20	-	20	-	20	-	ns
SCK fall time	tF	SCKx		ı	5	ı	5	ı	5	ns
SCK rise time	tR	SCKx		-	5	-	5	-	5	ns


<sup>\*1</sup> When PZR=0.


Notes:

- The above characteristics apply to CLK synchronous mode.
- t<sub>CYCP</sub> indicates the APB bus clock cycle time.
   About the APB bus number which UART is connected to, see "■BLOCK DIAGRAM" in this data sheet
- These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.
- When the external load capacitance  $C_L = 50 pF$ .

<sup>\*2</sup> When PZR=1.








• External clock (EXT = 1): asynchronous only

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

			(  vec = 1.0  v  to  3.	$3$ $\mathbf{v}$ , $\mathbf{v}$ $33 = 0$ $\mathbf{v}$ , $1a$	_ +0	C 10 1 03 C)
Parameter	Symbol	Conditions	Va	lue	Unit	Remarks
Faiailletei	Symbol	Conditions	Min	Max	Offic	Remarks
Serial clock "L" pulse width	$t_{SLSH}$		$t_{CYCP} + 10$	-	ns	
Serial clock "H" pulse width	$t_{SHSL}$	$C_L = 50pF$	$t_{CYCP} + 10$	Ī	ns	
SCK fall time	tF	C <sub>L</sub> = 30pr	1	5	ns	
SCK rise time	tR		-	5	ns	





## (9) External Input Timing


 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Doromotor	Symbol	Din nama	Conditions	Value	·	Unit	Remarks	
Parameter	Symbol	Pin name	Conditions	Min	Max	Oiii	Remarks	
		ADTG					A/D converter trigger input	
		FRCKx	-	$2t_{CYCP}^{*1}$	-	ns	Free-run timer input clock	
I	t <sub>INH</sub> ,	ICxx					Input capture	
Input pulse width	$t_{\rm INL}$	DTTIxX	-	$2t_{CYCP}^{*1}$	-	ns	Waveform generator	
		INT00 to INT15,		$2t_{CYCP} + 100*^{1}$	-	ns	External interrupt	
		NMIX	=	500* <sup>2</sup>	-	ns	NMI	
		WKUPx	-	500*3	-	ns	Deep stand-by wake up	

<sup>\*1:</sup> t<sub>CYCP</sub> indicates the APB bus clock cycle time except stop when in stop mode, etc.

About the APB bus number which A/D converter, Multi-function Timer, External interrupt, Deep stand-by mode Controller is connected to, see "■BLOCK DIAGRAM" in this data sheet.

- \*2 : When in stop mode, in timer mode.
- \*3 : When in deep stand-by STOP mode, in deep stand-by RTC mode.





(10) I<sup>2</sup>C Timing


 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Doromotor	Cymbol	Conditions	Standard	-mode	Fast-mode		Llmit	Remarks
Parameter	Symbol	Conditions	Min	Max	Min	Max	Offic	Remarks
SCL clock frequency	$F_{SCL}$		0	100	0	400	kHz	
(Repeated) START condition								
hold time	$t_{HDSTA}$		4.0	-	0.6	-	μs	
$SDA \downarrow \rightarrow SCL \downarrow$								
SCL clock "L" width	$t_{LOW}$		4.7	-	1.3	-	μs	
SCL clock "H" width	$t_{HIGH}$		4.0	-	0.6	-	μs	
(Repeated) START condition								
setup time	$t_{SUSTA}$	$C_L = 50 pF$ ,	4.7	-	0.6	-	μs	
$SCL \uparrow \rightarrow SDA \downarrow$		R =						
Data hold time	t <sub>HDDAT</sub>	$(Vp/I_{OL})*^1$	0	3.45* <sup>2</sup>	0	$0.9*^{3}$	μs	
$SCL \downarrow \rightarrow SDA \downarrow \uparrow$	CHDDAI	( * P/ ±0L/	· ·	3.43	O	0.5	μο	
Data setup time	t <sub>SUDAT</sub>		250	_	100	_	ns	
$SDA \downarrow \uparrow \rightarrow SCL \uparrow$	SUDAI		250		100		113	
STOP condition setup time	$t_{ m SUSTO}$		4.0	_	0.6	_	μs	
$SCL \uparrow \rightarrow SDA \uparrow$	50510				0.0		μs	
Bus free time between								
"STOP condition" and	$t_{ m BUF}$		4.7	-	1.3	-	μs	
"START condition"			4		4			
Noise filter	$t_{SP}$	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

- \*1 : R and  $C_L$  represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and  $I_{OL}$  indicates  $V_{OL}$  guaranteed current.
- \*2 : The maximum  $t_{HDDAT}$  must satisfy that it does not extend at least "L" period  $(t_{LOW})$  of device's SCL signal.
- \*3 : A high-speed mode  $I^2C$  bus device can be used on a standard mode  $I^2C$  bus system as long as the device satisfies the requirement of " $t_{SUDAT} \ge 250$  ns".
- \*4: t<sub>CYCP</sub> is the APB bus clock cycle time.

About the APB bus number which I<sup>2</sup>C is connected to, see "■BLOCK DIAGRAM" in this data sheet. To use standard mode, set the APB bus clock at 2MHz or more.

To use high-speed mode, set the APB bus clock at 8MHz or more.






# (11) JTAG Timing

 $(Vcc = 1.8V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Parameter	Symbol	Din nama	Conditions	Val	ue	Unit	Remarks
Parameter	Symbol	Pin name	Conditions	Min	Max	Offic	Remarks
TMS,TDI setup	4	TCK,	$Vcc \ge 4.5V$	1.5			
time	$t_{JTAGS}$	TMS,TDI	Vcc < 4.5V	15	-	ns	
TMS,TDI hold	+	TCK,	$Vcc \ge 4.5V$	15		na	
time	t <sub>JTAGH</sub>	TMS,TDI	Vcc < 4.5V	13	ı	ns	
		TCK,	$Vcc \ge 4.5V$	-	30		
TDO delay time	$t_{ m JTAGD}$	TDO	$2.7V \le Vcc < 4.5V$	-	45	ns	
		150	Vcc < 2.7V	-	60		

Note: When the external load capacitance  $C_L = 50 pF$ .





#### 5. 12-bit A/D Converter

Electrical characteristics for the A/D converter

 $(Vcc = AVcc = 1.8V \text{ to } 5.5V, Vss = AVss = 0V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Developer	Cumala al	Din		Value		1 1 14	Damanda
Parameter	Symbol	Pin name	Min	Тур	Max	Unit	Remarks
Resolution	-	-	-	-	12	bit	
Integral Nonlinearity	INL		- 3.0	-	+ 3.0	LSB	$AV_{CC} \ge 2.7V$
integral Nonlinearity	INL	-	- 5.0	-	+ 5.0	LSB	$AV_{CC} < 2.7V$
Differential	DNL		- 1.9	-	+ 1.9	LSB	$AV_{CC} \ge 2.7V$
Nonlinearity	DNL	-	- 2.9	-	+ 2.9	LSB	$AV_{CC} < 2.7V$
Zero transition voltage	$V_{ZT}$	AN00 to AN05, AN07, AN08	- 20	-	+ 20	mV	
Full-scale transition voltage	$V_{\text{FST}}$	AN00 to AN05, AN07, AN08	AVRH-20	-	AVRH+20	mV	
Conversion time	=	-	$1.0^{*1}$	-	-	μs	$AVcc \ge 2.7V$
Sampling time	Ts	-	*2	-	10	μs	
C 1 1 1 43	TD 1		50		1000		$AVcc \ge 2.7V$
Compare clock cycle*3	Teck	-	200	-	1000	ns	AVcc < 2.7V
Period of operation enable state transitions	Tstt	-	-	-	1	μs	
Power supply current		AVCC	-	1.4	2.5	mA	A/D operation
(analog + digital)		AVCC	-	0.1	0.35	μΑ	A/D stop
Reference power supply current		AVRH	-	0.8	1.5	mA	A/D operation AVRH=5.5V
(between AVRH and AVSS)	-	AVKII	-	0.1	0.3	μΑ	A/D stop
Analog input capacity	$C_{AIN}$	-	-	-	15	pF	
					0.9		$AVcc \ge 4.5V$
Analog input resistance	$R_{\rm AIN}$	-	-	-	1.6	kΩ	2.7V ≤ AVcc < 4.5V
					4.0		AVcc < 2.7V
Interchannel disparity	-	-	-	-	4	LSB	
Analog port input current	-	AN00 to AN05, AN07, AN08	-	-	0.3	μΑ	
Analog input voltage	-	AN00 to AN05, AN07, AN08	AVSS	-	AVRH	V	
Reference voltage	-	AVRH	2.7 AVCC	-	AVCC	V	$AV_{CC} \ge 2.7V$ $AVcc < 2.7V$

<sup>\*1:</sup> Conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is, the value of sampling time: 300ns, the value of compare time: 700ns. (AVcc  $\geq 2.7V$ )

Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).

For setting\*<sup>4</sup> of sampling time and compare clock cycle, see "Chapter: A/D Converter" in "FM3 Family PERIPHERAL MANUAL Analog Macro Part".

The register setting of the A/D Converter is reflected by the timing of the APB bus clock.

About the APB bus number which A/D Converter is connected to, see "■BLOCK DIAGRAM" in this data sheet.


The base clock(HCLK) is used to generate the sampling time and the compare clock cycle.

Ensure to set the sampling time to satisfy (Equation 1).

<sup>\*2:</sup> A necessary sampling time changes by external impedance.

<sup>\*3:</sup> Compare time (Tc) is the value of (Equation 2).





(Equation 1) Ts  $\geq$  (R\_{AIN} + Rext)  $\times$  C\_{AIN}  $\times$  9

Ts : Sampling time

 $R_{AIN}$  : input resistance of A/D =  $0.9 k\Omega$  at  $4.5 \leq AVCC \leq 5.5$ 

input resistance of A/D =  $1.6k\Omega$  at  $2.7 \le AVCC < 4.5$ 

input resistance of A/D =  $4.0k\Omega$  at  $1.8 \le AVCC < 2.7$ 

 $C_{AIN}$ : input capacity of A/D = 15pF at  $1.8 \le AVCC \le 5.5$ 

Rext: Output impedance of external circuit

(Equation 2)  $Tc = Tcck \times 14$ 

Tc : Compare time

Tcck: Compare clock cycle



#### Definition of 12-bit A/D Converter Terms

• Resolution : Analog variation that is recognized by an A/D converter.

• Integral Nonlinearity : Deviation of the line between the zero-transition point


(0b000000000000000000000000000001) and the full-scale transition point

 $(0b111111111110 \leftarrow \rightarrow 0b1111111111111)$  from the actual conversion

characteristics.

• Differential Nonlinearity : Deviation from the ideal value of the input voltage that is required to change

the output code by 1 LSB.



Integral Nonlinearity error of digital output N = 
$$\frac{V_{NT} - \{1LSB \times (N-1) + V_{ZT}\}}{1LSB}$$
 [LSB]

Differential Nonlinearity error of digital output N  $\frac{V_{(N+1),T} - V_{NT}}{1LSB}$  - 1 [LSB]

$$1LSB = \frac{V_{FST} - V_{ZT}}{4094}$$

N : A/D converter digital output value.

 $V_{ZT}$  : Voltage at which the digital output changes from 0x000 to 0x001.  $V_{FST}$  : Voltage at which the digital output changes from 0xFFE to 0xFFF.  $V_{NT}$  : Voltage at which the digital output changes from 0x(N - 1) to 0xN.




# 6. Low-Voltage Detection Characteristics

## (1) Low-Voltage Detection Reset

 $(Ta = -40^{\circ}C \text{ to} + 85^{\circ}C)$ 

Parameter	Symbol	Conditions		Value		Unit	Remarks	
Farameter	Symbol	Conditions	Min	Тур	Max	Offic	Remarks	
Detected voltage	$V_{DLR}$	SVHR = 0001	1.43	1.53	1.63	V	When voltage drops	
Released voltage	$V_{\mathrm{DHR}}$	2 v IIK – 0001	1.53	1.63	1.73	V	When voltage rises	
Detected voltage	$V_{DLR}$	SVHR = 0100	1.80	1.93	2.06	V	When voltage drops	
Released voltage	$V_{\mathrm{DHR}}$	3 V HK = 0100	1.90	2.03	2.16	V	When voltage rises	
LVD stabilization wait time	$T_{LVDRW}$	-	ı	ı	633 × t <sub>CYCP</sub> *	μs		
Detection delay time	$T_{LVDRD}$	$dV/dt \ge -4mV/\mu s$	-	-	60	μs		

<sup>\*:</sup> t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.





# (2) Interrupt of Low-voltage Detection

#### · Normal mode

 $(Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

Doromotor	Cymbol	Conditions		Value			Remarks
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	$V_{\mathrm{DLI}}$	SVHI = 0000	1.87	2.00	2.13	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	3 VHI = 0000	1.97	2.10	2.23	V	When voltage rises
Detected voltage	$V_{\mathrm{DLI}}$	SVHI = 0001	1.96	2.10	2.24	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	3 VIII – 0001	2.06	2.20	2.34	V	When voltage rises
Detected voltage	$V_{\mathrm{DLI}}$	SVHI = 0010	2.05	2.20	2.35	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	3 VHI = 0010	2.15	2.30	2.45	V	When voltage rises
Detected voltage	$V_{DLI}$	SVHI = 0011	2.15	2.30	2.45	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 0011	2.25	2.40	2.55	V	When voltage rises
Detected voltage	$V_{DLI}$	CVIII 0100	2.24	2.40	2.56	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 0100	2.34	2.50	2.66	V	When voltage rises
Detected voltage	$V_{DLI}$	CVIII 0101	2.33	2.50	2.67	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 0101	2.43	2.60	2.77	V	When voltage rises
Detected voltage	$V_{DLI}$	CV/III 0110	2.43	2.60	2.77	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 0110	2.53	2.70	2.87	V	When voltage rises
Detected voltage	$V_{\mathrm{DLI}}$	CVIII 0111	2.61	2.80	2.99	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 0111	2.71	2.90	3.09	V	When voltage rises
Detected voltage	$V_{\mathrm{DLI}}$	GY // 1000	2.80	3.00	3.20	V	When voltage drops
Released voltage	$V_{ m DHI}$	SVHI = 1000	2.90	3.10	3.30	V	When voltage rises
Detected voltage	$V_{\mathrm{DLI}}$	GY/III 1001	2.99	3.20	3.41	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 1001	3.09	3.30	3.51	V	When voltage rises
Detected voltage	$V_{DLI}$	CV/III 1010	3.36	3.60	3.84	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 1010	3.46	3.70	3.94	V	When voltage rises
Detected voltage	$V_{DLI}$	CV/III 1011	3.45	3.70	3.95	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 1011	3.55	3.80	4.05	V	When voltage rises
Detected voltage	$V_{DLI}$	GY III 1100	3.73	4.00	4.27	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 1100	3.83	4.10	4.37	V	When voltage rises
Detected voltage	$V_{DLI}$	CV/III 1101	3.83	4.10	4.37	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 1101	3.93	4.20	4.47	V	When voltage rises
Detected voltage	$V_{DLI}$	CVIII 1110	3.92	4.20	4.48	V	When voltage drops
Released voltage	$V_{\mathrm{DHI}}$	SVHI = 1110	4.02	4.30	4.58	V	When voltage rises
LVD stabilization wait time	$T_{LVDIW}$	-	-	-	$633 \times t_{CYCP}^*$	μs	
Detection delay time	$T_{LVDID}$	$dV/dt \ge$ $-4mV/\mu s$	-	-	60	μs	

<sup>\*:</sup> t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.



# • Low power mode

 $(Ta = -40^{\circ}C \text{ to } + 85^{\circ}C)$ 

nbol  OLIL OHIL OHIL OLIL	Conditions - SVHI = 0000 - SVHI = 0001 - SVHI = 0010 - SVHI = 0011	Min 1.80 1.90 1.89 1.99 1.98 2.08	Typ 2.00 2.10 2.10 2.20 2.20	Max 2.20 2.30 2.31 2.41	Unit V V V V	Remarks  When voltage drops  When voltage rises  When voltage drops
OHIL OLIL OHIL OHIL OHIL OHIL OHIL OHIL	SVHI = 0001 - SVHI = 0010 -	1.90 1.89 1.99 1.98 2.08	2.00 2.10 2.10 2.20	2.30 2.31 2.41	V	When voltage rises When voltage drops
OHIL OLIL OHIL OHIL OHIL OHIL OHIL OHIL	SVHI = 0001 - SVHI = 0010 -	1.89 1.99 1.98 2.08	2.10 2.20	2.31 2.41	V	When voltage drops
OLIL OHIL OLIL OHIL OHIL OLIL OHIL OHIL	SVHI = 0010	1.99 1.98 2.08	2.20	2.41		ž i
HIL OLIL OHIL OHIL OHIL OHIL OHIL OHIL O	SVHI = 0010	1.98 2.08			W	
OLIL OHIL OHIL OHIL OHIL OHIL		2.08	2.20		v	When voltage rises
HIL OLIL OHIL OLIL OHIL				2.42	V	When voltage drops
ELIL HIL ELIL HIL	SVHI = 0011	2.07	2.30	2.52	V	When voltage rises
HIL LIL HIL	SVHI = 0011	2.07	2.30	2.53	V	When voltage drops
LIL HIL		2.17	2.40	2.63	V	When voltage rises
HIL	SVHI = 0100	2.16	2.40	2.64	V	When voltage drops
	3 VHI = 0100	2.26	2.50	2.74	V	When voltage rises
	SVHI = 0101	2.25	2.50	2.75	V	When voltage drops
HIL	3 VHI = 0101	2.35	2.60	2.85	V	When voltage rises
LIL	SVHI = 0110	2.34	2.60	2.86	V	When voltage drops
HIL	SVHI = 0110	2.44	2.70	2.96	V	When voltage rises
LIL	SVHI = 0111	2.52	2.80	3.08	V	When voltage drops
HIL	SVHI = 0111	2.62	2.90	3.18	V	When voltage rises
LIL	SVHI = 1000	2.70	3.00	3.30	V	When voltage drops
HIL	SVHI = 1000	2.80	3.10	3.40	V	When voltage rises
	CVIII - 1001	2.88	3.20	3.52	V	When voltage drops
HIL	3 VHI = 1001	2.98	3.30	3.62	V	When voltage rises
LIL	CVIII - 1010	3.24	3.60	3.96	V	When voltage drops
HIL	3 VHI = 1010	3.34	3.70	4.06	V	When voltage rises
	CVIII - 1011	3.33	3.70	4.07	V	When voltage drops
	SVHI = 1011	3.43	3.80	4.17	V	When voltage rises
	CVIII - 1100	3.60	4.00	4.40	V	When voltage drops
HIL	3 VHI = 1100	3.70	4.10	4.50	V	When voltage rises
LIL	CVIII - 1101	3.69	4.10	4.51	V	When voltage drops
HIL	SVHI = 1101	3.79	4.20	4.61	V	When voltage rises
LIL	CVIII - 1110	3.78	4.20	4.62	V	When voltage drops
HIL	SVHI = 1110	3.88	4.30	4.72	V	When voltage rises
				8039 ×	110	
DILW	-			t <sub>CYCP</sub> *	μs	
	$dV/dt \ge$			800	_	
	LIL HIL LIL HIL HIL LIL HIL LIL HIL HIL	SVHI = 1001 - 10	SVHI = 1001   2.88   2.98	SVHI = 1001   2.88   3.20	SVHI = 1001   2.88   3.20   3.52   2.98   3.30   3.62   3.52   2.98   3.30   3.62   3.24   3.60   3.96   3.34   3.70   4.06   3.34   3.70   4.06   3.43   3.80   4.17   3.43   3.80   4.17   3.60   4.00   4.40   3.70   4.10   4.50   4.51	SVHI = 1001   2.88   3.20   3.52   V

<sup>\*:</sup> t<sub>CYCP</sub> indicates the APB2 bus clock cycle time.



# 7. Flash Memory Write/Erase Characteristics

 $(Vcc = 2.0V \text{ to } 5.5V, Ta = -40^{\circ}C \text{ to } +85^{\circ}C)$ 

Doro	motor		Value		Unit	Remarks
Pala	meter	Min	Тур	Max	O III	Remarks
Sector erase	Large Sector		0.6	3.1		Excludes write time prior to internal
time	Small Sector	-	0.3	1.6	S	erase
Half word (16	Half word (16-bit)		25	100		Not including system-level overhead
write time		-	25	400	μs	time.
Chin anaga tim		_	1.8	9.4		Excludes write time prior to internal
Chip erase tim	hip erase time		1.8	9.4	S	erase

## Write cycles and data hold time

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	

<sup>\*:</sup> This value comes from the technology qualification (using Arrhenius equation to translate high temperature acceleration test result into average temperature value at + 85°C).




# ■ ORDERING INFORMATION

Part number	Package	
MB9AF131KBPMC	Plastic • LQFP(0.5mm pitch), 48-pin	
MB9AF132KBPMC	(FPT-48P-M49)	
MB9AF131KBQN	Plastic • QFN(0.5mm pitch), 48-pin	
MB9AF132KBQN	(LCC-48P-M73)	
MB9AF131LBPMC1	Plastic • LQFP(0.5mm pitch), 64-pin	
MB9AF132LBPMC1	(FPT-64P-M38)	
MB9AF131LBPMC	Plastic • LQFP(0.65mm pitch), 64-pin	
MB9AF132LBPMC	(FPT-64P-M39)	
MB9AF131LBQN	Plastic • QFN(0.5mm pitch), 64-pin	
MB9AF132LBQN	(LCC-64P-M24)	



#### ■ PACKAGE DIMENSIONS


48-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	7.00 mm × 7.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
(FPT-48P-M49)	Weight	0.17 g



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/




48-pin plastic QFN	Lead pitch	0.5 mm
	Package width × package length	7.00 mm × 7.00 mm
	Sealing method	Plastic mold
	Mounting height	0.90 mm MAX
	Weight	-
(LCC-48P-M73)		







64-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	10.00 mm × 10.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
(FPT-64P-M38)	Weight	0.32 g












64-pin plastic QFN	Lead pitch	0.50 mm
	Package width × package length	9.00 mm × 9.00 mm
	Sealing method	Plastic mold
and a special	Mounting height	0.90 mm MAX
ananananananan namananananananananananan	Weight	-
(LCC-64P-M24)		





# **■ MAJOR CHANGES**

Page	Section	Change Results
Revision 1.0		
-	-	Initial release







#### Colophon

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for any use that includes fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for any use where chance of failure is intolerable (i.e., submersible repeater and artificial satellite). Please note that Spansion will not be liable to you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products. Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions. If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Law of Japan, the US Export Administration Regulations or the applicable laws of any other country, the prior authorization by the respective government entity will be required for export of those products.

#### Trademarks and Notice

The contents of this document are subject to change without notice. This document may contain information on a Spansion product under development by Spansion. Spansion reserves the right to change or discontinue work on any product without notice. The information in this document is provided as is without warranty or guarantee of any kind as to its accuracy, completeness, operability, fitness for particular purpose, merchantability, non-infringement of third-party rights, or any other warranty, express, implied, or statutory. Spansion assumes no liability for any damages of any kind arising out of the use of the information in this document.

Copyright © 2014 Spansion Inc. All rights reserved. Spansion®, the Spansion logo, MirrorBit®, MirrorBit® Eclipse<sup>TM</sup>, ORNAND<sup>TM</sup> and combinations thereof, are trademarks and registered trademarks of Spansion LLC in the United States and other countries. Other names used are for informational purposes only and may be trademarks of their respective owners.

MB9A130LB-DS706-00066-1v0-E, January 31, 2014