## FEATURES

### 32-bit ARM Cortex-M3 Core

- Processor version: r2p1
- Up to 40MHz Frequency Operation
- Integrated Nested Vectored Interrupt Controller (NVIC): 1 NMI (non-maskable interrupt) and 48 peripheral interrupts and 16 priority levels
- · 24-bit System timer (Sys Tick): System timer for OS task management

## • On-chip Memories

[Flash memory]

- Up to 512 Kbyte
- Read cycle: 0wait-cycle
- · Security function for code protection

### [SRAM]

This Series contain a total of up to 32Kbyte on-chip SRAM memories. This is composed of two independent SRAM (SRAM0,SRAM1). SRAM0 is connected to I-code bus or D-code bus of Cortex-M3 core. SRAM1 is connected to System bus.

- SRAM0: Up to 16 Kbyte.
- SRAM1: Up to 16 Kbyte.

### • External Bus Interface\*

- · Supports SRAM, NOR Flash device
- Up to 8 chip selects
- 8/16-bit Data width
- Up to 25-bit Address bit
- Supports Address/Data multiplex
- · Supports external RDY input
  - \* : MB9AF311L, F312L, F314L do not support External Bus Interface

## USB Interface

USB interface is composed of Function and Host.

[USB function]

- USB2.0 Full-Speed supported
- Max 6 EndPoint supported
  - EndPoint 0 is control transfer
  - · EndPoint 1,2 can be selected Bulk-transfer, Interrupt-transfer or Isochronous-transfer

FUĬĪTSU

- EndPoint 3,4,5 can be selected Bulk-transfer, Interrupt-transfer
- EndPoint1-5 is comprised Double Buffer

[USB host]

- USB2.0 Full/Low speed supported
- · Bulk-transfer, interrupt-transfer and Isochronous-transfer support
- · USB Device connected/dis-connected automatically detect
- IN/OUT token handshake packet automatically
- Max 256-byte packet-length supported
- Wake-up function supported

### Multi-function Serial Interface (Max 8channels)

- 4 channels with 16-byte FIFO (ch.4-ch.7), 4 channels without FIFO (ch.0-ch.3)
- Operation mode is selectable from the followings for each channel.
  - UART
  - CSIO
  - LIN
  - $I^2C$

### [UART]

- Full-duplex double buffer
- · Selection with or without parity supported
- · Built-in dedicated baud rate generator
- · External clock available as a serial clock
- Hardware Flow control : Automatically control the transmission by CTS/RTS (only ch.4)\*
- Various error detect functions available (parity errors, framing errors, and overrun errors)
- \* : MB9AF311L, F312L, F314L do not support Hardware Flow control

### [CSIO]

- Full-duplex double buffer
- · Built-in dedicated baud rate generator
- Overrun error detect function available

### [LIN]

- LIN protocol Rev.2.1 supported
- Full-duplex double buffer
- Master/Slave mode supported
- LIN break field generate (can be changed 13-16bit length)
- LIN break delimiter generate (can be changed 1-4bit length)
- Various error detect functions available (parity errors, framing errors, and overrun errors)

### $[I^2C]$

Standard mode (Max 100kbps) / High-speed mode (Max 400Kbps) supported

## • DMA Controller (8channels)

DMA Controller has an independent bus for CPU, so CPU and DMA Controller can process simultaneously.

- 8 independently configured and operated channels
- Transfer can be started by software or request from the built-in peripherals
- Transfer address area: 32bit(4Gbyte)
- · Transfer mode: Block transfer/Burst transfer/Demand transfer
- Transfer data type: byte/half-word/word
- Transfer block count: 1 to 16
- Number of transfers: 1 to 65536

## • A/D Converter (Max 16channels)

### [12-bit A/D Converter]

- Successive Approximation Register type
- Built-in 3unit\*
- Conversion time: 1.0µs@5V
- Priority conversion available (priority at 2levels)
- Scanning conversion mode
- Built-in FIFO for conversion data storage (for SCAN conversion: 16steps, for Priority conversion: 4steps)
  - \* : MB9AF311L, F312L, F314L built-in 2unit

DS706-00012-1v0-E

# FUĴĨTSU

3

## • Base Timer (Max 8channels)

Operation mode is selectable from the followings for each channel.

- 16-bit PWM timer
- 16-bit PPG timer
- 16/32-bit reload timer
- 16/32-bit PWC timer

## General Purpose I/O Port

This series can use its pins as I/O ports when they are not used for external bus or peripherals. Moreover, the port relocate function is built in. It can set which I/O port the peripheral function can be allocated.

- Capable of pull-up control per pin
- · Capable of reading pin level directly
- Built-in the port relocate function
- Up to 83 fast I/O Ports@100pin Package
- Some pins are 5V tolerant I/O (MB9AF315M/N, MB9AF316M/N only) Please see "■PIN DESCRIPTION" to confirm the corresponding pins.

### • Multi-function Timer (Max 2unit)

The Multi-function timer is composed of the following blocks.

- 16-bit free-run timer × 3ch/unit
- Input capture × 4ch/unit
- Output compare × 6ch/unit
- A/D activating compare × 3ch/unit
- Waveform generator × 3ch/unit
- 16-bit PPG timer × 3ch/unit

The following function can be used to achieve the motor control.

- · PWM signal output function
- DC chopper waveform output function
- Dead time function
- Input capture function
- A/D convertor activate function
- DTIF (Motor emergency stop) interrupt function

### Quadrature Position/Revolution Counter (QPRC) (Max 2unit)

The Quadrature Position/Revolution Counter (QPRC) is used to measure the position of the position encoder. Moreover, it is possible to use up/down counter.

- The detection edge of the three external event input pins AIN, BIN and ZIN is configurable.
- 16-bit position counter
- 16-bit revolution counter
- · Two 16-bit compare registers

### • Dual Timer (Two 32/16bit Down Counter)

The Dual Timer consists of two programmable 32/16-bit down counters. Operation mode is selectable from the followings for each channel.

- Free-running
- Periodic (=Reload)
- One-shot



### Watch Counter

The Watch counter is used for wake up from power saving mode.

• Interval timer: up to 64s(Max)@ Sub Clock : 32.768kHz

### • External Interrupt Controller Unit

- Up to 16 external vectors
- Include one non-maskable interrupt(NMI)

### Watch dog Timer (2channels)

A watchdog timer can generate interrupts or a reset when a time-out value is reached.

This series consists of two different watchdogs, a "Hardware" watchdog and a, "Software" watchdog.

"Hardware" watchdog timer is clocked by low speed CR oscillator. Therefore, "Hardware" watchdog is active in any power saving mode except STOP.

### CRC (Cyclic Redundancy Check) Accelerator

The CRC accelerator helps a verify data transmission or storage integrity.

CCITT CRC16 and IEEE-802.3 CRC32 are supported.

- CCITT CRC16 Generator Polynomial: 0x1021
- · IEEE-802.3 CRC32 Generator Polynomial: 0x04C11DB7

### Clock and Reset

### [Clocks]

Five clock sources (2 ext. osc, 2 CR osc, and main PLL) that are dynamically selectable.

	Main Clock	: 4MHz to 48MHz
•	Main Clock	: 4MHZ 10 48MHZ

- Sub Clock : 32.768kHz
- High-speed CR Clock : 4MHz
- Low-speed CR Clock : 100kHz
- Main PLL Clock

### [Resets]

Reset requests from INITX pins, Power on reset, Software reset, watchdog timers reset, low voltage detector reset and clock supervisor reset.

### • Clock Super Visor (CSV)

Clocks generated by CR oscillators are used to supervise abnormality of the external clocks.

- External OSC clock failure (clock stop) is detected, reset is asserted.
- External OSC frequency anomaly is detected, interrupt or reset is asserted.

### Low Voltage Detector (LVD)

This Series include 2-stage monitoring of voltage on the VCC. When the voltage falls below the voltage has been set, Low Voltage Detector generates an interrupt or reset.

- LVD1: error reporting via interrupt
- LVD2: auto-reset operation

DS706-00012-1v0-E



5

### • Low Power Mode

Three power saving modes supported.

- SLEEP
- TIMER
- STOP

### • Debug

- Serial Wire JTAG Debug Port (SWJ-DP)
- Embedded Trace Macrocells (ETM) provide comprehensive debug and trace facilities.\*

\*: MB9AF311L/M, F312L/M, F314L/M, F315M, F316M support only SWJ-DP.

### • Power Supply

- Two Power Supplies
- VCC = 2.7V to 5.5V: Correspond to the wide range voltage.
- USBVCC = 3.0V to 3.6V: for USB I/O voltage, when USB is used.
  - = 2.7V to 5.5V: when GPIO is used.

### ■ PRODUCT LINEUP

### • Memory size

On-chip Flash 64Kbyte 128K	byte 256Kbyte
On-chip SRAM 16Kbyte 16K	byte 32Kbyte

Product device	MB9AF315M/N	MB9AF316M/N
On-chip Flash	384Kbyte	512Kbyte
On-chip SRAM	32Kbyte	32Kbyte

### • Function

	Product de	vice	MB9AF311L MB9AF312L MB9AF314L	MB9AF311N MB9AF312N MB9AF314N MB9AF315N MB9AF316N			
Pin cou	int		64	64 80 100			
CPU P				Cortex-M3			
CFU	Freq.			40MHz			
Power supply voltage range				2.7V to 5.5V			
USB2.0	OFS (Function	/Host)		1ch			
DMAC	1			8ch			
				Addr:21bit (Max)	Addr:25bit (Max)		
				Data:8 bit	Data:8/16 bit		
External Bus Interface MF Serial Interface (UART/CSIO/LIN/I <sup>2</sup> C) Base Timer (PWC/ Reload timer/PWM/PPG) A/D	-	÷ ,	CS:8 (Max)				
	al Bus Interface     -     Addr:21bit (Max) Data:8 bit CS:4 (Max)     Addr:25 Data:8 bit CS:4 (Max)       rial Interface     -     CS:4 (Max)     CS:8 Support: SRAM, NOR       Flash     Fli       rial Interface     8ch (Max)       f/CSIO/LIN/I <sup>2</sup> C)     8ch (Max)       imer     8ch (Max)       A/D     Addr:25       activation     3ch       compare     Input       Input     4ch       Free-run     Free-run	Support: SRAM, NOR					
				Flash	Flash		
				8ch (Max)			
			· · · ·				
		8ch (Max)					
(PWC/		PWM/PPG)					
		3ch					
		501					
	-	4ch					
MF-							
Timer	timer	3ch	1 unit		2 units (Max)		
	Output	<i>(</i> 1					
	compare	6ch					
	Waveform	2 - 1					
	generator	3ch					
	PPG	3ch					
QPRC				2ch (Max)			
Dual Ti	imer			1 unit			
Watch (	Counter			1 unit			
CRC A	ccelerator			Yes			
Watchd	log timer			1 ch (SW) + 1 ch (HW)			
Externa	al Interrupts		7pins (Max)+ NMI × 1	11pins (Max)+ NMI ×	1 16pins (Max)+ NMI × 1		
I/O por			51pins (Max)	66pins (Max)	83pins (Max)		
	A/D converter		9ch (2 units)	12ch (3 units)	16ch (3 units)		
	Clock Super Vi			Yes			
	Low Voltage D			2ch			
Internal	l High-sp	eed		4MHz (± 2%)			

FUĴITSU

-								
			MB9AF311M	MB9AF311N				
		MB9AF311L	MB9AF312M	MB9AF312N				
P	roduct device	MB9AF312L	MB9AF314M	MB9AF314N				
		MB9AF314L	MB9AF315M	MB9AF315N				
			MB9AF316M	MB9AF316N				
OSC	Low-speed		100kHz (Typ)					
			SWJ-DP/ETM					

Note: All signals of the peripheral function in each product cannot be allocated by limiting the pins of package. It is necessary to use the port relocate function of the General I/O port according to your function use.



## ■ PACKAGES

Product name Package	MB9AF311L MB9AF312L MB9AF314L	MB9AF311M MB9AF312M MB9AF314M MB9AF315M MB9AF316M	MB9AF311N MB9AF312N MB9AF314N MB9AF315N MB9AF316N
LQFP: FPT-64P-M24/M38 (0.5mm pitch)	0	-	-
LQFP: FPT-64P-M23/M39 (0.65mm pitch)	0	-	-
LQFP: FPT-80P-M21/M37 (0.5mm pitch)	-	Ο	-
LQFP: FPT-100P-M20/M23 (0.5mm pitch)	-	-	О
QFP: FPT-100P-M06 (0.65mm pitch)	-	-	0
BGA: BGA-112P-M04 (0.8mm pitch)	_	_	<b>O</b> *

• Supported

\* : MB9AF315N, MB9AF316N is planning


Note : Refer to "■PACKAGE DIMENSIONS" for detailed information on each package.

DS706-00012-1v0-E

FUĴITSU


## PIN ASSIGNMENT

### • FPT-100P-M20/M23



### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.




#### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

DS706-00012-1v0-E

FUJITSU

## • FPT-80P-M21/FPT-80P-M37




### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

FUĴĨTSU


### • FPT-64P-M23/M24/M38/M39



### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

### • BGA-112P-M04



### <Note>

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

FUJITSU

### ■ PIN DESCRIPTION

		Pin No			Din nama	I/O circuit	Pin state										
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Pin name	type	type										
1	79	B1	1	1	VCC	-											
					P50												
				2	INT00 0												
				2	AIN0 2												
2	80	C1	2		SIN3_1	Е	Н										
					RTO10_0												
				-	(PPG10_0)												
					MADATA00_1												
					P51												
					INT01_0												
				3	BIN0_2												
3	81	C2	3		SOT3_1	Е	Н										
5	01	02	5		(SDA3_1)	L	11										
					RTO11_0												
				-	(PPG10_0)	_											
					MADATA01_1												
					P52		н										
					INT02_0												
				4	ZIN0_2	-											
4	82	B3	4		SCK3_1	Е											
	-	20			(SCL3_1)												
					RTO12_0												
												1		-	(PPG12_0)		
					MADATA02_1												
					P53												
					SIN6_0												
-	02	DI	-		TIOA1_2												
5	83	D1	5	-	INT07_2	Е	Н										
					RTO13_0												
					(PPG12_0)												
					MADATA03_1												
					P54												
					SOT6_0												
6	01	D	6		(SDA6_0)	Е	т										
o	84	D2	6		TIOB1_2		Ι										
					$RTO14_0$												
					$\frac{(PPG14_0)}{MADATA04_1}$												
					MADATA04_1												

FUJITSU

		Pin No			Din nomo	I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Pin name	type	type
					P55		
					SCK6_0		
					(SCL6_0)		
7	85	D3	7	-	ADTG_1	Е	Ι
					RTO15_0		
					(PPG14_0)		
					MADATA05_1		
					P56		
8	86	D5	8	-	INT08_2	Е	Н
0	00	20	Ũ		DTTI1X_0		
					MADATA06_1		
					P30		
				5	AIN0_0		
9	87	E1	9	C C	TIOB0_1	Е	Н
					INT03_2		
				-	MADATA07_1		
					P31	E	
	88		10	6	BIN0_0		Н
					TIOB1_1		
10		E2			SCK6_1		
					(SCL6_1)		
					INT04_2		
				-	MADATA08_1		
					P32		
					ZIN0_0		
1.1	00	Ea		7	TIOB2_1		
11	89	E3	11		SOT6_1	Е	Н
					(SDA6_1)		
					INT05_2		
				-	MADATA09_1		
					P33		
				0	INT04_0		
12	90	E4	12	8	TIOB3_1	Е	Н
					SIN6_1		
					ADTG_6		
				-	MADATA10_1		
					P34		
13	91	F1	-	-	FRCK0_0	Е	Ι
					TIOB4_1		1
					MADATA11_1		

		Pin No				I/O circuit	Pin state
LQFP-100	QFP-100		LQFP-80	LQFP-64	Pin name	type	type
					P35	•	•
					IC03 0		
14	92	F2	-	-	TIOB5_1	Е	Н
					INT08 1		
					MADATA12 1		
					P36		
					IC02 0		
15	93	F3	-	-	SIN5 2	Е	Н
					INT09 1		
					MADATA13 1		
					P37		
					IC01_0		
16	04	C1			SOT5_2	Б	TT
16	94	G1	-	-	(SDA5_2)	Е	Н
					INT10_1		
					MADATA14_1		
					P38		
	95		-	-	IC00_0		Н
17		G2			SCK5_2	Е	
1 /					(SCL5_2)		
					INT11_1		
					MADATA15_1		
					P39		
18	96	F4	13	9	DTTI0X_0	Е	Ι
					ADTG_2		
					P3A		
19	97	G3	14	10	RTO00_0	G	Ι
17	71	05	17	10	(PPG00_0)	0	1
					TIOA0_1		
					P3B		
20	98	H1	15	11	RTO01_0	G	Ι
20	20		10		(PPG00_0)	0	1
					TIOA1_1		
					P3C		
21	99	H2	16	12	RTO02_0	G	Ι
<i>⊷</i> 1			10		(PPG02_0)	C	-
					TIOA2_1		
					P3D		
22	100	G4	17	13	RTO03_0	G	Ι
					(PPG02_0)	-	1
					TIOA3_1		
-	-	B2	-	-	VSS	-	-

FUJITSU

		Pin No	Din nama	I/O circuit	Pin state		
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Pin name	type	type
					P3E		
23	1	H3	18	14	RTO04_0	G	Ι
23	1	115	10	14	(PPG04_0)	U	1
					TIOA4_1		
					P3F		
24	2	J2	19	15	RTO05_0	G	Ι
27	2	52	17	15	(PPG04_0)	U U	1
					TIOA5_1		
25	3	L1	20	16	VSS	-	-
26	4	J1	-	-	VCC		-
					P40		
					TIOA0_0		
27	5	J4	-	-	RTO10_1	G	Н
					(PPG10_1)		
					INT12_1		
					P41		
					TIOA1_0		
28	6	L5	-	-	RTO11_1	G	Н
					(PPG10_1)		
					INT13_1		
					P42		
29	7	K5		_	TIOA2_0	G	Ι
29	/	K.J	-	-	RTO12_1	U	1
					(PPG12_1)		
					P43		
					TIOA3_0		
30	8	J5	-	-	RTO13_1	G	Ι
	~				(PPG12_1)		
					ADTG_7		
					P44		
			21		TIOA4_0		
31	9	H5		-	MAD00_1	G	Ι
					RTO14_1		
			-		(PPG14_1)		
					P45		
			22		TIOA5_0		
32	10	L6		-	MAD01_1	G	Ι
					RTO15_1	1	
			-		(PPG14_1)		
-	-	K2	-	-	VSS	-	-
-	-	J3	-	-	VSS	-	-
-	-	H4	-	-	VSS	-	

		Pin No				I/O circuit	Pin state										
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Pin name	type	type										
33	11	L2	23	17	С												
34	12	L4	24	-	VSS	-											
35	13	K1	25	18	VCC	-	-										
26	1.4	1.2	26	10	P46	D	М										
36	14	L3	26	19	X0A	D	М										
37	15	К3	27	20	P47	D	Ν										
57	13	K3	27	20	X1A	D	IN										
38	16	K4	28	21	INITX	В	С										
					P48												
					DTTI1X_1												
39	17	K6	29	-	INT14_1	Е	Н										
					SIN3_2												
					MAD02_1												
					P49												
				22	TIOB0_0		Ι										
					AIN0_1												
40	18	18 J6	30	-	IC10_1	Е											
					SOT3_2												
					(SDA3_2)												
					MAD03_1												
					P4A												
				23	TIOB1_0												
															BIN0_1		
41	19	L7	31		IC11_1	Е	Ι										
				-	SCK3_2												
				-	(SCL3_2)												
					MAD04_1												
					P4B												
				24	TIOB2_0												
42	20	K7	32		ZIN0_1	Е	Ι										
					IC12_1												
				-	MAD05_1												
					P4C												
				[	TIOB3_0												
				25	SCK7_1												
43	21	H6	33	33	33	33		(SCL7_1)	E / I*	Ι							
					AIN1_2												
					IC13_1	]											
				-	MAD06_1												

		Pin No			Pin name	I/O circuit	Pin state						
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64		type	type						
					P4D								
											TIOB4_0		
				26	SOT7_1								
44	22	J7	34	34	34	34		(SDA7_1)	E / I*	Ι			
					BIN1_2								
				-	FRCK1_1								
					MAD07_1								
					P4E								
					TIOB5_0								
45	23	K8	35	27	INT06_2	E / I*	Ι						
			50		SIN7_1	271	-						
					ZIN1_2								
				-	MAD08_1								
46	24	K9	36	28	MD1	С	Р						
					PE0								
47	25	L8	37	29	MD0	J	D						
48	26	L9	38	30	X0	А	А						
	-	-			PE2								
49	27	L10	39	31	X1	A	В						
50	20		10	22	PE3								
50	28	L11	40	32	VSS	-	•						
51	29	K11	41	33	VCC	-	-						
52	30	J11	42	34	P10 AN00	F	K						
					P11								
					AN01								
				35	SIN1_1								
53	31	J10	43	33	INT02 1	F	L						
					FRCK0 2								
				-	MAD09 1								
				_	P12								
					AN02								
				36	SOT1 1								
54	32	J8	44	20	(SDA1 1)	F	K						
					IC00 2	-							
				_	MAD10 1								
_	-	K10	-	-	VSS	-	•						
_	_	J9	-	_	VSS								

20

FUJITSU

		Pin No				I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Pin name	type	type
					P13	<u>,</u>	
					AN03		
	22	1110		37	SCK1_1		
55	33	H10	45		(SCL1_1)	F	K
					IC01 2		
				-	MAD11 1		
					P14		
					AN04	-	
				38	INT03_1		-
56	34	H9	46		IC02_2	F	L
					SIN0 1		
				-	MAD12 1		
					P15		
				39	AN05		
				57	IC03_2		
57	35	H7	47		SOT0_1	F	K
				-	(SDA0_1)		
				-	MAD13 1		
					P16		
				-	AN06	-	
58	36	G10	48	-	SCK0_1	F	К
20	50	010	10		$(SCL0_1)$	1	
				-	MAD14 1		
					P17		
				-	AN07		
59	37	G9	49	40	SIN2 2	F	L
57	51	0,	12	-	INT04_1	±	L
				-	MAD15_1	-	
60	38	H11	50	41	AVCC		
61	39	F11	51	42	AVRH	_	
62	40	G11	52	43	AVSS	_	
02	0	011	52	-15	P18		
				-	AN08	-	
63	41	G8	53	44	SOT2_2	F	K
05	71	00	55		(SDA2_2)	1	IX.
				-	MAD16 1	-	
				· ·	P19		
					AN09	1	
64	42	F10	54	45	SCK2 2	F	К
	74	110	7		(SCL2_2)	1	12
				-	MAD17 1		
		H8		-	VSS		
-	-	110	-	-	v oo	-	

FUJITSU

		Pin No			Pin name	I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Finnanie	type	type
					P1A		
					AN10		
65	43	F9	55	_	SIN4_1	F	L
05	45	17	55	_	INT05_1	1	L
					IC00_1		
					MAD18_1		
					P1B		
					AN11		
66	44	E11	56	-	SOT4_1	F	К
00		DII	50		(SDA4_1)	1	1
					IC01_1		
					MAD19_1		
					P1C		
					AN12		
67	45	E10	-	-	SCK4_1	F	К
0,		210			(SCL4_1)	-	
					IC02_1		
					MAD20_1		
					P1D		
60		70			AN13		
68	46	F8	-	-	CTS4_1	F	K
					IC03_1		
					MAD21_1		
					P1E		
60	17	Ea			AN14		
69	47	E9	-	-	RTS4_1	F	K
					DTTI0X_1		
					MAD22_1		
					P1F		
70	40	DII			AN15		17
70	48	D11	-	-	ADTG_5	F	K
					FRCK0_1		
		D10			MAD23_1		
-	-	B10	-	-	VSS	-	
-	-	С9	-	-	VSS	-	-

22

		Pin No				I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Pin name	type	type
					P23		
			57	16	SCK0 0		
71	40	D10	57	46	(SCL0_0)	Г	т
71	49	D10			TIOA7_1	Е	Ι
					RTO00 1		
			-	-	(PPG00_1)		
					P22		
				47	SOT0_0		
72	50	E8	58	47	(SDA0_0)	Е	Ι
					TIOB7_1		
				-	ZIN1_1		
					P21		
73	51	C11	59	48	SIN0_0	Е	Н
15	51	CII	39		INT06_1	E	п
				-	BIN1_1		
					P20		
					INT05_0		
74	52	C10	60	-	CROUT_0	Е	Н
					AIN1_1		
					MAD24_1		
75	53	A11	-	-	VSS	-	
76	54	A10	-	-	VCC	-	-
				49	P00		
77	55	A9	61	49	TRSTX	Е	Е
				-	MCSX7_1		
					P01		
78	56	B9	62	50	TCK	Е	Е
					SWCLK		
				51	P02		
79	57	B11	63	51	TDI	Е	Е
				-	MCSX6_1		
					P03		
80	58	A8	64	52	TMS	Е	Е
					SWDIO		
					P04		
81	59	B8	65	53	TDO	Е	E
					SWO		
					P05		
					TRACED0		
82	60	C8	_		TIOA5_2	Е	F
02	00	0	-	-	SIN4_2	Е	T,
					INT00_1		
					MCSX5_1		
-	-	D8	-	-	VSS	-	

		Pin No			Pin name	I/O circuit	Pin state
LQFP-100	QFP-100	BGA-112	LQFP-80	LQFP-64	Pin name	type	type
					P06		
					TRACED1		
					TIOB5_2		
83	61	D9	-	-	SOT4_2	Е	F
					(SDA4_2)		
					INT01_1		
					MCSX4_1		
					P07		
			66		ADTG_0		
84	62	A7			MCLKOUT_1	Е	G
04	02	Α/		-	TRACED2	E	G
			-		SCK4 2		
					(SCL4_2)		
					P08		
					TRACED3		
85	63	B7	-	-	TIOA0 2	Е	G
					CTS4 2		
					MCSX3 1		
					P09		
					TRACECLK		
86	64	C7	-	-	TIOB0 2	Е	G
					RTS4 2		
					MCSX2 1		
					P0A		
				54	SIN4 0		
87	65	D7	67		INT00 2	E / I*	Н
					FRCK1 0		
				-	MCSX1 1		
					P0B		
					SOT4 0		
			<i>c</i> 0	55	(SDA4_0)	-	-
88	66	A6	68		TIOB6 1	E / I*	Ι
					IC10 0		
				-	MCSX0_1		
					POC		
					SCK4_0		
0.2	<i>.</i> –	Dí	60	56	(SCL4_0)		
89	67	B6	69		TIOA6 1	E / I*	Ι
					IC11 0	1	
				-	MALE_1		
-	-	D4	-	-	VSS	-	
_	-	C3	_	_	VSS		

FUJITSU

		Pin No			Din name	I/O circuit	Pin state
LQFP-100	QFP-100		LQFP-80	LQFP-64	Pin name	type	type
					P0D		
					RTS4_0		
90	68	C6	70	-	TIOA3_2	Е	Ι
					IC12 0		
					MDQM0_1		
					POE		
					CTS4 0		
91	69	A5	71	-	TIOB3 2	Е	Ι
					IC13 0		
					MDQM1 1		
					POF		
92	70	B5	72	57	NMIX	Е	J
					CROUT 1		
					P63		
93	71	D6	73	-	INT03 0	Е	Н
					MWEX 1		
					P62		
				50	SCK5 0		
94	72	C5	74	58	(SCL5_0)	Е	Ι
					ADTG 3		
				-	MOEX 1		
					P61		
					SOT5_0		
95	73	B4	75	59	(SDA5_0)	Е	Ι
					TIOB2_2		
					UHCONX		
					P60		
				60	SIN5_0		
96	74	C4	76	00	TIOA2_2	E / I*	Н
					INT15_1		
				-	MRDY_1		
97	75	A4	77	61	USBVCC	-	-
98					P80	Ш	0
98	76	A3	78	62	UDM0	Н	0
00	77	4.2	70	$\mathcal{O}$	P81	II	0
99	77	A2	79	63	UDP0	Н	О
100	78	Al	80	64	VSS	-	-

\*: 5V tolerant I/O on MB9AF315M/N, MB9AF316M/N.

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

FUĴÎTSU

## SIGNAL DESCRIPTION

	DESCRIP				Pin No		
Module	Pin name	Function	LQFP-	QFP-	1	LQFP-	
Would	1 in name	T difetion	100	100	112	80	64
ADC	ADTG 0		84	62	A7	66	04
ADC	ADTG_0 ADTG_1		7	85	D3	7	-
			18	<u> </u>	F4	13	- 9
	ADTG 2		94	72	<u>г4</u> С5		58
	ADTG_3	A/D converter external trigger input	94	12	0.5	74	38
	ADTG_4 ADTG_5	pin	- 70	- 48	- D11	-	-
			12			- 12	-
	ADTG_6		-	90	E4	12	8
	ADTG 7		30	8	J5	-	-
	ADTG_8		-	-	-	-	-
	AN00		52	30	J11	42	34
	AN01		53	31	J10	43	35
	AN02		54	32	J8	44	36
	AN03		55	33	H10	45	37
	AN04		56	34	H9	46	38
	AN05		57	35	H7	47	39
	AN06		58	36	G10	48	-
	AN07	A/D converter analog input pin	59	37	G9	49	40
	AN08	ANxx describes ADC ch.xx.	63	41	G8	53	44
	AN09		64	42	F10	54	45
	AN10		65	43	F9	55	-
	AN11		66	44	E11	56	-
	AN12		67	45	E10	-	-
	AN13		68	46	F8	-	-
	AN14		69	47	E9	-	-
	AN15		70	48	D11	-	-
Base Timer	TIOA0_0		27	5	J4	-	-
0	TIOA0_1	Base timer ch.0 TIOA pin	19	97	G3	14	10
	TIOA0_2		85	63	B7	-	-
	TIOB0_0		40	18	J6	30	22
	TIOB0_1	Base timer ch.0 TIOB pin	9	87	E1	9	5
	TIOB0_2		86	64	C7	-	-
Base Timer	TIOA1_0		28	6	L5	-	-
1	TIOA1_1	Base timer ch.1 TIOA pin	20	98	H1	15	11
	TIOA1_2		5	83	D1	5	-
	TIOB1_0		41	19	L7	31	23
	TIOB1_1	Base timer ch.1 TIOB pin	10	88	E2	10	6
	TIOB1_2		6	84	D2	6	-
Base Timer	TIOA2_0		29	7	K5	-	-
2	TIOA2_1	Base timer ch.2 TIOA pin	21	99	H2	16	12
	TIOA2_2	Î	96	74	C4	76	60
	TIOB2_0		42	20	K7	32	24
	TIOB2_1	Base timer ch.2 TIOB pin	11	89	E3	11	7
	TIOB2 2		95	73	B4	75	59

FUJITSU

					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
Base Timer	TIOA3_0		30	8	J5	-	-
3	TIOA3_1	Base timer ch.3 TIOA pin	22	100	G4	17	13
	TIOA3_2		90	68	C6	70	-
	TIOB3_0		43	21	H6	33	25
	TIOB3_1	Base timer ch.3 TIOB pin	12	90	E4	12	8
	TIOB3_2		91	69	A5	71	-
Base Timer	TIOA4_0		31	9	H5	21	-
4	TIOA4_1	Base timer ch.4 TIOA pin	23	1	H3	18	14
	TIOA4_2		-	-	-	-	-
	TIOB4_0		44	22	J7	34	26
	TIOB4_1	Base timer ch.4 TIOB pin	13	91	F1	-	-
	TIOB4_2		-	-	-	-	-
Base Timer	TIOA5_0		32	10	L6	22	-
5	TIOA5_1	Base timer ch.5 TIOA pin	24	2	J2	19	15
	TIOA5_2		82	60	C8	-	-
	TIOB5_0		45	23	K8	35	27
	TIOB5_1	Base timer ch.5 TIOB pin	14	92	F2	-	-
	TIOB5_2		83	61	D9	-	-
Base Timer	TIOA6_1	Base timer ch.6 TIOA pin	89	67	B6	69	56
6	TIOB6_1	Base timer ch.6 TIOB pin	88	66	A6	68	55
Base Timer	TIOA7_0		-	-	-	-	-
7	TIOA7_1	Base timer ch.7 TIOA pin	71	49	D10	57	46
	TIOA7_2		-	-	-	-	-
	TIOB7_0		-	-	-	-	-
	TIOB7_1	Base timer ch.7 TIOB pin	72	50	E8	58	47
	TIOB7_2		-	-	-	-	-

					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
Debugger	SWCLK	Serial wire debug interface clock input	78	56	B9	62	50
	SWDIO	Serial wire debug interface data input / output	80	58	A8	64	52
	SWO	Serial wire viewer output	81	59	B8	65	53
	TCK	J-TAG test clock input	78	56	B9	62	50
	TDI	J-TAG test data input	79	57	B11	63	51
	TDO	J-TAG debug data output	81	59	B8	65	53
	TMS	J-TAG test mode state input/output	80	58	A8	64	52
	TRACECLK	Trace CLK output of ETM	86	64	C7	-	-
	TRACED0		82	60	C8	-	-
	TRACED1	Trace data sutant of ETM	83	61	D9	-	-
	TRACED2	Trace data output of ETM	84	62	A7	-	-
	TRACED3		85	63	B7	-	-
	TRSTX	J-TAG test reset Input	77	55	A9	61	49
External	MAD00 1		31	9	Н5	21	-
Bus	MAD01 1		32	10	L6	22	-
	MAD02 1		39	17	K6	29	-
	MAD03 1		40	18	J6	30	-
	MAD04 1		41	19	L7	31	-
	MAD05 1		42	20	K7	32	-
	MAD06_1		43	21	H6	33	-
	MAD07_1		44	22	J7	34	-
	MAD08 1		45	23	K8	35	-
	MAD09 1		53	31	J10	43	-
	MAD10 1		54	32	J8	44	-
	MAD11 1		55	33	H10	45	-
	MAD12_1	External bus interface address bus	56	34	H9	46	-
	MAD13_1		57	35	H7	47	-
	MAD14_1		58	36	G10	48	-
	MAD15_1		59	37	G9	49	-
	MAD16_1		63	41	G8	53	-
	MAD17 1		64	42	F10	54	-
	MAD18_1		65	43	F9	55	-
	MAD19_1		66	44	E11	56	-
	MAD20_1		67	45	E10	-	-
	MAD21_1		68	46	F8	-	-
	MAD22_1		69	47	E9	-	-
	MAD23_1		70	48	D11	-	-
	MAD24_1		74	52	C10	60	-

					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
External	MCSX0 1		88	66	A6	68	-
Bus	MCSX1 1		87	65	D7	67	-
	MCSX2 1		86	64	C7	-	-
	MCSX3 1	External bus interface chip select	85	63	B7	-	-
	MCSX4 1	output pin	83	61	D9	-	-
	MCSX5_1		82	60	C8	-	-
	MCSX6 1		79	57	B11	63	-
	MCSX7_1		77	55	A9	61	-
	MDQM0_1	External bus interface byte mask signal	90	68	C6	70	-
	MDQM1_1	output	91	69	A5	71	-
	MOEX_1	External bus interface read enable signal for SRAM	94	72	C5	74	-
	MWEX_1	External bus interface write enable signal for SRAM	93	71	D6	73	-
	MADATA00_1		2	80	C1	2	-
	MADATA01_1		3	81	C2	3	-
	MADATA02_1		4	82	B3	4	-
	MADATA03_1		5	83	D1	5	-
	MADATA04 1		6	84	D2	6	-
	MADATA05_1		7	85	D3	7	-
	MADATA06_1		8	86	D5	8	-
	MADATA07 1	External bus interface data bus	9	87	E1	9	-
	MADATA08_1	External bus interface data bus	10	88	E2	10	-
	MADATA09_1		11	89	E3	11	-
	MADATA10 1		12	90	E4	12	-
	MADATA11_1		13	91	F1	-	-
	MADATA12_1		14	92	F2	-	-
	MADATA13 1		15	93	F3	-	-
	MADATA14_1		16	94	G1	-	-
	MADATA15_1	External bus interface Address Latch enable output signal for multiplex	17	95	G2	-	-
	MALE_1		89	67	B6	69	-
	MRDY_1	External bus interface external RDY input signal	96	74	C4	76	-
	MCLKOUT_1	External bus interface external clock output	84	62	A7	66	-

					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
External	INT00 0		2	80	C1	2	2
Interrupt	INT00 1	External interrupt request 00	82	60	C8	-	-
1	INT00 2	input pin	87	65	D7	67	54
	INT01 0	External interrupt request 01	3	81	C2	3	3
	INT01 1	input pin	83	61	D9	_	-
	INT02 0	External interrupt request 02	4	82	B3	4	4
	INT02 1	input pin	53	31	J10	43	35
	INT03 0		93	71	D6	73	-
	INT03 1	External interrupt request 03	56	34	Н9	46	38
	INT03 2	input pin	9	87	E1	9	5
	INT04 0		12	90	E4	12	8
	INT04 1	External interrupt request 04	59	37	G9	49	40
	INT04 2	input pin	10	88	E2	10	6
	INT05 0	<b>T</b>	74	52	C10	60	-
	INT05 1	External interrupt request 05	65	43	F9	55	-
	INT05 2	input pin	11	89	E3	11	7
	INT06 1	External interrupt request 06	73	51	C11	59	48
	INT06 2	input pin	45	23	K8	35	27
	INT07_2	External interrupt request 07 input pin	5	83	D1	5	-
	INT08 1	External interrupt request 08	14	92	F2	-	-
	INT08 2	input pin	8	86	D5	8	-
	INT09_1	External interrupt request 09 input pin	15	93	F3	-	-
	INT10_1	External interrupt request 10 input pin	16	94	G1	-	-
	INT11_1	External interrupt request 11 input pin	17	95	G2	-	-
	INT12_1	External interrupt request 12 input pin	27	5	J4	-	-
	INT13_1	External interrupt request 13 input pin	28	6	L5	-	-
	INT14_1	External interrupt request 14 input pin	39	17	K6	29	-
	INT15_1	External interrupt request 15 input pin	96	74	C4	76	60
	NMIX	Non-Maskable Interrupt input	92	70	B5	72	57

FUJITSU

30

					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
GPIO	P00		77	55	A9	61	49
	P01		78	56	B9	62	50
	P02		79	57	B11	63	51
	P03		80	58	A8	64	52
	P04		81	59	B8	65	53
	P05		82	60	C8	-	-
	P06		83	61	D9	-	-
	P07		84	62	A7	66	-
	P08	General-purpose I/O port 0	85	63	B7	-	-
	P09		86	64	C7	-	-
	P0A		87	65	D7	67	54
	P0B		88	66	A6	68	55
	POC		89	67	B6	69	56
	P0D		90	68	C6	70	-
	POE		91	69	A5	71	-
	P0F		92	70	B5	72	57
	P10		52	30	J11	42	34
	P11		53	31	J10	43	35
	P12		54	32	J8	44	36
	P13		55	33	H10	45	37
	P14		56	34	H9	46	38
	P15		57	35	H7	47	39
	P16		58	36	G10	48	-
	P17	Concred numbers I/O nort 1	59	37	G9	49	40
	P18	General-purpose I/O port 1	63	41	G8	53	44
	P19		64	42	F10	54	45
	P1A		65	43	F9	55	-
	P1B		66	44	E11	56	-
	P1C		67	45	E10	-	-
	P1D		68	46	F8	-	-
	P1E		69	47	E9	-	-
	P1F		70	48	D11	-	-
	P20		74	52	C10	60	-
	P21	General-purpose I/O port 2	73	51	C11	59	48
	P22	General-purpose 1/O port 2	72	50	E8	58	47
	P23		71	49	D10	57	46

					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
GPIO	P30		9	87	E1	9	5
	P31		10	88	E2	10	6
	P32		11	89	E3	11	7
	P33		12	90	E4	12	8
	P34		13	91	F1	-	-
	P35		14	92	F2	-	-
	P36		15	93	F3	-	-
	P37	Company I normal and I/O mart 2	16	94	G1	-	-
	P38	General-purpose I/O port 3	17	95	G2	-	-
	P39		18	96	F4	13	9
	P3A		19	97	G3	14	10
	P3B		20	98	H1	15	11
	P3C		21	99	H2	16	12
	P3D		22	100	G4	17	13
	P3E		23	1	Н3	18	14
	P3F		24	2	J2	19	15
	P40		27	5	J4	-	-
	P41		28	6	L5	-	-
	P42		29	7	K5	-	-
	P43		30	8	J5	-	-
	P44		31	9	H5	21	-
	P45		32	10	L6	22	-
	P46		36	14	L3	26	19
	P47	General-purpose I/O port 4	37	15	K3	27	20
	P48		39	17	K6	29	-
	P49		40	18	J6	30	22
	P4A		41	19	L7	31	23
	P4B		42	20	K7	32	24
	P4C		43	21	H6	33	25
	P4D		44	22	J7	34	26
	P4E		45	23	K8	35	27
	P50		2	80	C1	2	2
	P51		3	81	C2	3	3
	P52		4	82	B3	4	4
	P53	General-purpose I/O port 5	5	83	D1	5	-
	P54		6	84	D2	6	-
	P55		7	85	D3	7	-
	P56		8	86	D5	8	-
	P60		96	74	C4	76	60
	P61	General-purpose I/O port 6	95	73	B4	75	59
	P62	Seneral-purpose 1/0 port 0	94	72	C5	74	58
	P63		93	71	D6	73	-
	P80	General-purpose I/O port 8	98	76	A3	78	62
	P81	Seneral purpose no port o	99	77	A2	79	63
	PE0		46	24	K9	36	28
	PE2	General-purpose I/O port E	48	26	L9	38	30
	PE3		49	27	L10	39	31

FUJITSU

			Pin No					
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-	
			100	100	112	80	64	
Multi	SIN0_0	Multifunction serial interface ch.0	73	51	C11	59	48	
Function	SIN0_1	input pin	56	34	H9	46	-	
Serial 0	SOT0_0 (SDA0_0)	Multifunction serial interface ch.0 output pin	72	50	E8	58	47	
	SOT0_1 (SDA0_1)	This pin operates as SOT0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA0 when it is used in an $I^2C$ (operation mode 4).	57	35	H7	47	-	
	SCK0_0 (SCL0_0)	Multifunction serial interface ch.0 clock I/O pin	71	49	D10	57	46	
	SCK0_1 (SCL0_1)	This pin operates as SCK0 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL0 when it is used in an $I^2C$ (operation mode 4).	58	36	G10	48	-	
Multi Function	SIN1_1	Multifunction serial interface ch.1 input pin	53	31	J10	43	35	
Serial 1	SOT1_1 (SDA1_1)	Multifunction serial interface ch.1 output pin This pin operates as SOT1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA1 when it is used in an I <sup>2</sup> C (operation mode 4).	54	32	J8	44	36	
	SCK1_1 (SCL1_1)	Multifunction serial interface ch.1 clock I/O pin This pin operates as SCK1 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL1 when it is used in an I <sup>2</sup> C (operation mode 4).	55	33	H10	45	37	

FUJITSU

			Pin No				
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
Multi Function	SIN2_2	Multifunction serial interface ch.2 input pin	59	37	G9	49	40
Serial 2	SOT2_2 (SDA2_2)	Multifunction serial interface ch.2 output pin This pin operates as SOT2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA2 when it is used in an I <sup>2</sup> C (operation mode 4).	63	41	G8	53	44
	SCK2_2 (SCL2_2)	Multifunction serial interface ch.2 clock I/O pin This pin operates as SCK2 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL2 when it is used in an I <sup>2</sup> C (operation mode 4).	64	42	F10	54	45
Multi	SIN3_1	Multifunction serial interface ch.3	2	80	C1	2	2
Function	SIN3_2	input pin	39	17	K6	29	-
Serial 3	SOT3_1 (SDA3_1)	Multifunction serial interface ch.3 output pin	3	81	C2	3	3
	SOT3_2 (SDA3_2)	This pin operates as SOT3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA3 when it is used in an $I^2C$ (operation mode 4).	40	18	J6	30	-
	SCK3_1 (SCL3_1)	Multifunction serial interface ch.3 clock I/O pin	4	82	B3	4	4
	SCK3_2 (SCL3_2)	This pin operates as SCK3 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL3 when it is used in an I <sup>2</sup> C (operation mode 4).	41	19	L7	31	-

			Pin No					
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-	
			100	100	112	80	64	
Multi	SIN4_0	Maltiferration annial interferra al A	87	65	D7	67	54	
Function	SIN4 1	Multifunction serial interface ch.4	65	43	F9	55	-	
Serial	SIN4_2	input pin	82	60	C8	-	-	
4	SOT4_0 (SDA4_0)	Multifunction serial interface ch.4 output pin	88	66	A6	68	55	
	SOT4_1 (SDA4_1)	used in a UART/CSIO (operation         modes 0 to 2) and as SDA4 when it is         used in an I <sup>2</sup> C (operation mode 4).         Multifunction serial interface ch.4         clock I/O pin         This pin operates as SCK4 when it is         used in a UART/CSIO (operation         modes 0 to 2) and as SCI 4 when it is	66	44	E11	56	-	
	SOT4_2 (SDA4_2)		83	61	D9	-	-	
	SCK4_0 (SCL4_0)		89	67	B6	69	56	
	SCK4_1 (SCL4_1)		67	45	E10	-	-	
	SCK4_2 (SCL4_2)		84	62	A7	-	-	
	RTS4 0	MaltiCanatian annial interCara ab A	90	68	C6	70	-	
	RTS4 1	Multifunction serial interface ch.4	69	47	E9	-	-	
	RTS4_2	RTS output pin	86	64	C7	-	-	
	CTS4_0	Multifunction serial interface ch.4	91	69	A5	71	-	
	CTS4_1	CTS input pin	68	46	F8	-	-	
	CTS4_2		85	63	B7	-	-	
Multi	SIN5_0	Multifunction serial interface ch.5	96	74	C4	76	60	
Function	SIN5_2	input pin	15	93	F3	-	-	
Serial 5	SOT5_0 (SDA5_0)	Multifunction serial interface ch.5 output pin	95	73	B4	75	59	
	SOT5_2 (SDA5_2)	This pin operates as SOT5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA5 when it is used in an $I^2C$ (operation mode 4).	16	94	G1	-	-	
	SCK5_0 (SCL5_0)	Multifunction serial interface ch.5 clock I/O pin	94	72	C5	74	58	
	SCK5_2 (SCL5_2)	This pin operates as SCK5 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL5 when it is used in an $I^2C$ (operation mode 4).	17	95	G2	-	-	

			Pin No					
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-	
			100	100	112	80	64	
Multi	SIN6_0	Multifunction serial interface ch.6	5	83	D1	5	-	
Function	SIN6_1	input pin	12	90	E4	12	8	
Serial	SOT6_0	Multifunction serial interface ch.6	6	84	D2	6	-	
6	(SDA6_0)	output pin	0	04	02	0		
	SOT6_1 (SDA6_1)	This pin operates as SOT6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA6 when it is used in an $I^2C$ (operation mode 4).	11	89	E3	11	7	
	SCK6_0 (SCL6_0)	Multifunction serial interface ch.6 clock I/O pin	7	85	D3	7	-	
	SCK6_1 (SCL6_1)	This pin operates as SCK6 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL6 when it is used in an $I^2C$ (operation mode 4).	10	88	E2	10	6	
Multi Function	SIN7_1	Multifunction serial interface ch.7 input pin	45	23	K8	35	27	
Serial 7	SOT7_1 (SDA7_1)	Multifunction serial interface ch.7 output pin This pin operates as SOT7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SDA7 when it is used in an I <sup>2</sup> C (operation mode 4).	44	22	J7	34	26	
	SCK7_1 (SCL7_1)	Multifunction serial interface ch.7 clock I/O pin This pin operates as SCK7 when it is used in a UART/CSIO (operation modes 0 to 2) and as SCL7 when it is used in an $I^2C$ (operation mode 4).	43	21	H6	33	25	

	Pin name	Function	Pin No					
Module			LQFP-	QFP-	BGA-	LQFP-	LQFP-	
			100	100	112	80	64	
Multi	DTTI0X_0	Input signal controlling wave form	18	96	F4	13	9	
Function Timer	DTTI0X_1	generator outputs RTO00 to RTO05 of multi-function timer 0	69	47	E9	-	-	
0	FRCK0_0	16-bit free-run timer ch.0 external	13	91	F1	-	-	
	FRCK0_1		70	48	D11	-	-	
	FRCK0_2		53	31	J10	43	35	
	IC00_0		17	95	G2	-	-	
	IC00_1		65	43	F9	55	-	
	IC00_2		54	32	J8	44	36	
	IC01_0		16	94	G1	-	-	
	IC01_1	16 hit input conture of 0 input nin of	66	44	E11	56	-	
	IC01_2	16-bit input capture ch.0 input pin of multi-function timer 0	55	33	H10	45	37	
	IC02_0	ICxx describes channel number.	15	93	F3	-	-	
	IC02_1	Texx describes channel number.	67	45	E10	-	-	
	IC02_2		56	34	H9	46	38	
	IC03_0		14	92	F2	-	-	
	IC03_1		68	46	F8	-	-	
	IC03_2		57	35	H7	47	39	
	RTO00_0 (PPG00_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG00 when it is used in PPG 0 output modes.	19	97	G3	14	10	
	RTO00_1 (PPG00_1)		71	49	D10	-	-	
	RTO01_0 (PPG00_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG00 when it is used in PPG 0 output modes.	20	98	H1	15	11	
	RTO02_0 (PPG02_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG02 when it is used in PPG 0 output modes.	21	99	Н2	16	12	
	RTO03_0 (PPG02_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG02 when it is used in PPG 0 output modes.	22	100	G4	17	13	
	RTO04_0 (PPG04_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG04 when it is used in PPG 0 output modes.	23	1	Н3	18	14	
	RTO05_0 (PPG04_0)	Wave form generator output of multi-function timer 0 This pin operates as PPG04 when it is used in PPG 0 output modes.	24	2	J2	19	15	

			Pin No					
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-	
			100	100	112	80	64	
Multi	DTTI1X_0	Input signal controlling wave form	8	86	D5	8	-	
Function Timer	DTTI1X_1	generator outputs RTO10 to RTO15 of multi-function timer 1	39	17	K6	29	-	
1	FRCK1_0	16-bit free-run timer ch.1 external	87	65	D7	67	-	
	FRCK1_1	clock input pin	44	22	J7	34	-	
	IC10_0		88	66	A6	68	-	
	IC10_1		40	18	J6	30	-	
	IC11_0	16 hit in met an atom als 0 in met ain a 6	89	67	B6	69	-	
	IC11_1	16-bit input capture ch.0 input pin of	41	19	L7	31	-	
	IC12 0	multi-function timer 1 ICxx describes channel number.	90	68	C6	70	-	
	IC12 1	ICXX describes channel number.	42	20	K7	32	-	
	IC13 0		91	69	A5	71	-	
	IC13 1		43	21	H6	33	-	
	RTO10_0	Wave form generator output of multi-function timer 1	2	80	C1	2	-	
	(PPG10_0) RTO10_1	This pin operates as PPG10 when it is						
	(PPG10_1)	used in PPG 1 output modes.	27	5	J4	-	-	
	RTO11_0 (PPG10_0)	Wave form generator output of multi-function timer 1	3	81	C2	3	-	
	RTO11_1 (PPG10_1)	This pin operates as PPG10 when it is used in PPG 1 output modes.	28	6	L5	-	-	
	RTO12_0 (PPG12_0)	Wave form generator output of multi-function timer 1	4	82	В3	4	-	
	RTO12_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG 1 output modes.	29	7	K5	-	-	
	RTO13_0 (PPG12_0)	Wave form generator output of multi-function timer 1	5	83	D1	5	-	
	RTO13_1 (PPG12_1)	This pin operates as PPG12 when it is used in PPG 1 output modes.	30	8	J5	-	-	
	RTO14_0 (PPG14_0)	Wave form generator output of multi-function timer 1	6	84	D2	6	-	
	RTO14_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG 1 output modes.	31	9	Н5	21	-	
	RTO15_0 (PPG14_0)	Wave form generator output of multi-function timer 1	7	85	D3	7	-	
	RTO15_1 (PPG14_1)	This pin operates as PPG14 when it is used in PPG 1 output modes.	32	10	L6	22	-	

38

FUJITSU

					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
Quadrature	AIN0_0		9	87	E1	9	5
Position/	AIN0_1	QPRC ch.0 AIN input pin	40	18	J6	30	22
Revolution	AIN0_2		2	80	C1	2	2
Counter	BIN0_0		10	88	E2	10	6
0	BIN0_1	QPRC ch.0 BIN input pin	41	19	L7	31	23
	BIN0_2		3	81	C2	3	3
	ZIN0_0		11	89	E3	11	7
	ZIN0_1	QPRC ch.0 ZIN input pin	42	20	K7	32	24
	ZIN0_2		4	82	B3	4	4
Quadrature	AIN1_1	QPRC ch.1 AIN input pin	74	52	C10	60	-
Position/	AIN1_2	QI KC cli.1 AIN linput pili	43	21	H6	33	25
Revolution	BIN1_1	QPRC ch.1 BIN input pin	73	51	C11	59	-
Counter	BIN1_2	QI KC cli.1 BIN linput pili	44	22	J7	34	26
1	ZIN1_1	QPRC ch.1 ZIN input pin	72	50	E8	58	-
	ZIN1_2	QFRC cli.1 ZIN linput pli	45	23	K8	35	27
USB	UDM0	USB Function / HOST D – pin	98	76	A3	78	62
	UDP0	USB Function / HOST D + pin	99	77	A2	79	63
	UHCONX	USB external pull-up control pin	95	73	B4	75	59

FUJITSU


					Pin No		
Module	Pin name	Function	LQFP-	QFP-	BGA-	LQFP-	LQFP-
			100	100	112	80	64
RESET	INITX	External Reset Input. A reset is valid when INITX=L	38	16	K4	28	21
Mode	MD0	Mode 0 pin During normal operation, MD0=L must be input. During serial programming to flash memory, MD0=H must be input.	47	25	L8	37	29
	MD1	Mode 1 pin During serial programming to flash memory, MD1=L must be input.	46	24	K9	36	28
POWER	VCC	Power Pin	1	79	B1	1	1
	VCC	Power Pin	26	4	J1	-	-
	VCC	Power pin	35	13	K1	25	18
	VCC	Power pin	51	29	K11	41	33
	VCC	Power pin	76	54	A10	-	-
	USBVCC	3.3V Power supply port for USB I/O	97	75	A4	77	61
GND	VSS	GND Pin	-	-	B2	-	-
	VSS	GND pin	25	3	L1	20	16
	VSS	GND pin	-	-	K2	-	-
	VSS	GND pin	-	-	J3	-	-
	VSS	GND pin	-	-	H4	-	-
	VSS	GND pin	34	12	L4	24	-
	VSS	GND pin	50	28	L11	40	32
	VSS	GND pin	-	-	K10	-	-
	VSS	GND pin	-	-	J9	-	-
	VSS	GND pin	-	-	H8	-	-
	VSS	GND pin	-	-	B10	-	-
	VSS	GND pin	-	-	C9	-	-
	VSS	GND pin	75	53	A11	-	-
	VSS	GND pin	-	-	D8	-	-
	VSS	GND pin	-	-	D4	-	-
	VSS	GND pin	-	-	C3	-	-
	VSS	GND pin	100	78	A1	80	64
CLOCK	X0	Main clock (oscillation) input pin	48	26	L9	38	30
	X0A	Sub clock (oscillation) input pin	36	14	L3	26	19
	X1	Main clock (oscillation) I/O pin	49	27	L10	39	31
	X1A	Sub clock (oscillation) I/O pin	37	15	K3	27	20
	CROUT_0	Internal CD age also how to ant	74	52	C10	60	-
	CROUT_1	Internal CR-osc clock output port	92	70	B5	72	57
ADC	AVCC	A/D converter analog power pin	60	38	H11	50	41
POWER	AVRH	A/D converter analog reference voltage input pin	61	39	F11	51	42
ADC GND	AVSS	A/D converter GND pin	62	40	G11	52	43
C pin	С	Power stabilization capacity pin	33	11	L2	23	17

The number after the underscore ("\_") in pin names such as XXX\_1 and XXX\_2 indicates the relocated port number. For these pins, there are multiple pins that provide the same function for the same channel. Use the extended port function register (EPFR) to select the pin.

FUJITSU


40

#### ■ I/O CIRCUIT TYPE




DS706-00012-1v0-E


FUJITSU




FUJITSU

42





FUĴÎTSU



FUĴÎTSU

### HANDLING PRECAUTIONS

Any semiconductor devices have inherently a certain rate of failure. The possibility of failure is greatly affected by the conditions in which they are used (circuit conditions, environmental conditions, etc.). This page describes precautions that must be observed to minimize the chance of failure and to obtain higher reliability from your FUJITSU SEMICONDUCTOR semiconductor devices.

#### 1. Precautions for Product Design

This section describes precautions when designing electronic equipment using semiconductor devices.

#### · Absolute Maximum Ratings

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of certain established limits, called absolute maximum ratings. Do not exceed these ratings.

#### · Recommended Operating Conditions

Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their sales representative beforehand.

#### · Processing and Protection of Pins

These precautions must be followed when handling the pins which connect semiconductor devices to power supply and input/output functions.

(1) Preventing Over-Voltage and Over-Current Conditions

Exposure to voltage or current levels in excess of maximum ratings at any pin is likely to cause deterioration within the device, and in extreme cases leads to permanent damage of the device. Try to prevent such overvoltage or over-current conditions at the design stage.

(2) Protection of Output Pins

Shorting of output pins to supply pins or other output pins, or connection to large capacitance can cause large current flows. Such conditions if present for extended periods of time can damage the device.

Therefore, avoid this type of connection.

(3) Handling of Unused Input Pins

Unconnected input pins with very high impedance levels can adversely affect stability of operation. Such pins should be connected through an appropriate resistance to a power supply pin or ground pin.

Latch-up

Semiconductor devices are constructed by the formation of P-type and N-type areas on a substrate. When subjected to abnormally high voltages, internal parasitic PNPN junctions (called thyristor structures) may be formed, causing large current levels in excess of several hundred mA to flow continuously at the power supply pin. This condition is called latch-up.

CAUTION: The occurrence of latch-up not only causes loss of reliability in the semiconductor device, but can cause injury or damage from high heat, smoke or flame. To prevent this from happening, do the following:

- (1) Be sure that voltages applied to pins do not exceed the absolute maximum ratings. This should include attention to abnormal noise, surge levels, etc.
- (2) Be sure that abnormal current flows do not occur during the power-on sequence.

Code: DS00-00004-1Ea

46



#### · Observance of Safety Regulations and Standards

Most countries in the world have established standards and regulations regarding safety, protection from electromagnetic interference, etc. Customers are requested to observe applicable regulations and standards in the design of products.

#### Fail-Safe Design

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

#### · Precautions Related to Usage of Devices

FUJITSU SEMICONDUCTOR semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.).

CAUTION: Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

#### 2. Precautions for Package Mounting

Package mounting may be either lead insertion type or surface mount type. In either case, for heat resistance during soldering, you should only mount under FUJITSU SEMICONDUCTOR's recommended conditions. For detailed information about mount conditions, contact your sales representative.

#### · Lead Insertion Type

Mounting of lead insertion type packages onto printed circuit boards may be done by two methods: direct soldering on the board, or mounting by using a socket.

Direct mounting onto boards normally involves processes for inserting leads into through-holes on the board and using the flow soldering (wave soldering) method of applying liquid solder. In this case, the soldering process usually causes leads to be subjected to thermal stress in excess of the absolute ratings for storage temperature. Mounting processes should conform to FUJITSU SEMICONDUCTOR recommended mounting conditions.

If socket mounting is used, differences in surface treatment of the socket contacts and IC lead surfaces can lead to contact deterioration after long periods. For this reason it is recommended that the surface treatment of socket contacts and IC leads be verified before mounting.

#### Surface Mount Type

Surface mount packaging has longer and thinner leads than lead-insertion packaging, and therefore leads are more easily deformed or bent. The use of packages with higher pin counts and narrower pin pitch results in increased susceptibility to open connections caused by deformed pins, or shorting due to solder bridges.

You must use appropriate mounting techniques. FUJITSU SEMICONDUCTOR recommends the solder reflow method, and has established a ranking of mounting conditions for each product. Users are advised to mount packages in accordance with FUJITSU SEMICONDUCTOR ranking of recommended conditions.

DS706-00012-1v0-E

FUĴĨTSU

#### Lead-Free Packaging

CAUTION: When ball grid array (BGA) packages with Sn-Ag-Cu balls are mounted using Sn-Pb eutectic soldering, junction strength may be reduced under some conditions of use.

#### Storage of Semiconductor Devices

Because plastic chip packages are formed from plastic resins, exposure to natural environmental conditions will cause absorption of moisture. During mounting, the application of heat to a package that has absorbed moisture can cause surfaces to peel, reducing moisture resistance and causing packages to crack. To prevent, do the following:

- (1) Avoid exposure to rapid temperature changes, which cause moisture to condense inside the product. Store products in locations where temperature changes are slight.
- (2) Use dry boxes for product storage. Products should be stored below 70% relative humidity, and at temperatures between 5°C and 30°C. When you open Dry Package that recommends humidity 40% to 70% relative humidity.

(3) When necessary, FUJITSU SEMICONDUCTOR packages semiconductor devices in highly moisture-resistant aluminum laminate bags, with a silica gel desiccant. Devices should be sealed in their aluminum laminate bags for storage.

(4) Avoid storing packages where they are exposed to corrosive gases or high levels of dust.

#### • Baking

Packages that have absorbed moisture may be de-moisturized by baking (heat drying). Follow the FUJITSU SEMICONDUCTOR recommended conditions for baking.

Condition: 125°C/24 h

#### · Static Electricity

Because semiconductor devices are particularly susceptible to damage by static electricity, you must take the following precautions:

- (1) Maintain relative humidity in the working environment between 40% and 70%. Use of an apparatus for ion generation may be needed to remove electricity.
- (2) Electrically ground all conveyors, solder vessels, soldering irons and peripheral equipment.
- (3) Eliminate static body electricity by the use of rings or bracelets connected to ground through high resistance (on the level of 1 MΩ). Wearing of conductive clothing and shoes, use of conductive floor mats and other measures to minimize shock loads is recommended.
- (4) Ground all fixtures and instruments, or protect with anti-static measures.
- (5) Avoid the use of styrofoam or other highly static-prone materials for storage of completed board assemblies.



#### 3. Precautions for Use Environment

Reliability of semiconductor devices depends on ambient temperature and other conditions as described above.

For reliable performance, do the following:

(1) Humidity

Prolonged use in high humidity can lead to leakage in devices as well as printed circuit boards. If high humidity levels are anticipated, consider anti-humidity processing.

- (2) Discharge of Static Electricity When high-voltage charges exist close to semiconductor devices, discharges can cause abnormal operation. In such cases, use anti-static measures or processing to prevent discharges.
- (3) Corrosive Gases, Dust, or Oil

Exposure to corrosive gases or contact with dust or oil may lead to chemical reactions that will adversely affect the device. If you use devices in such conditions, consider ways to prevent such exposure or to protect the devices.

(4) Radiation, Including Cosmic Radiation

Most devices are not designed for environments involving exposure to radiation or cosmic radiation. Users should provide shielding as appropriate.

(5) Smoke, Flame

CAUTION: Plastic molded devices are flammable, and therefore should not be used near combustible substances. If devices begin to smoke or burn, there is danger of the release of toxic gases. Customers considering the use of FUJITSU SEMICONDUCTOR products in other special environmental conditions should consult with sales representatives.

Please check the latest handling precautions at the following URL. http://edevice.fujitsu.com/fj/handling-e.pdf

DS706-00012-1v0-E

FUJITSU

# HANDLING DEVICES

#### • Power supply pins

In products with multiple VCC and VSS pins, respective pins at the same potential are interconnected within the device in order to prevent malfunctions such as latch-up. However, all of these pins should be connected externally to the power supply or ground lines in order to reduce electromagnetic emission levels, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the VCC and VSS pins of this device at low impedance. It is also advisable that a ceramic capacitor of approximately 0.1  $\mu$ F be connected as a bypass capacitor between VCC and VSS near this device.


### • Crystal oscillator circuit

Noise near the X0/X1 and X0A/X1A pins may cause the device to malfunction. Design the printed circuit board so that X0/X1, X0A/X1A pins, the crystal oscillator (or ceramic oscillator), and the bypass capacitor to ground are located as close to the device as possible.

It is strongly recommended that the PC board artwork be designed such that the X0/X1 and X0A/X1A pins are surrounded by ground plane as this is expected to produce stable operation.

### • Using an external clock

When using an external clock, the clock signal should be input to the X0,X0A pin only and the X1,X1A pin should be kept open.




# Handling when using Multi function serial pin as I<sup>2</sup>C pin

If it is using multi function serial pin as  $I^2C$  pins, P-ch transistor of digital output is always disable. However,  $I^2C$  pins need to keep the electrical characteristic like other pins and not to connect to external  $I^2C$  bus system with power OFF.

FUJITSU

### • C Pin

As this series includes an internal regulator, always connect a bypass capacitor of approximately 4.7  $\mu$ F to the C pin for use by the regulator.



### Mode pins (MD0)

Connect the MD pin (MD0) directly to VCC or VSS pins. Design the printed circuit board such that the pull-up/down resistance stays low, as well as the distance between the mode pins and VCC pins or VSS pins is as short as possible and the connection impedance is low, when the pins are pulled-up/down such as for switching the pin level and rewriting the Flash memory data. It is because of preventing the device erroneously switching to test mode due to noise.

#### Notes on power-on

Turn power on/off in the following order or at the same time. If not using the A/D converter, connect AVCC = VCC and AVSS = VSS.

Turning on : VCC  $\rightarrow$  USBVCC

 $VCC \rightarrow AVCC \rightarrow AVRH$ 

Turning off : USBVCC  $\rightarrow$  VCC

 $AVRH \rightarrow AVCC \rightarrow VCC$ 

#### Serial Communication

There is a possibility to receive wrong data due to the noise or other causes on the serial communication. Therefore, design a printed circuit board so as to avoid noise.

Consider the case of receiving wrong data due to noise, perform error detection such as by applying a checksum of data at the end. If an error is detected, retransmit the data.

### Differences in features among the products with different memory sizes and between Flash products and MASK products

The electric characteristics including power consumption, ESD, latch-up, noise characteristics, and oscillation characteristics among the products with different memory sizes and between Flash products and MASK products are different because chip layout and memory structures are different.


If you are switching to use a different product of the same series, please make sure to evaluate the electric characteristics.

DS706-00012-1v0-E

FUĴĨTSU

51

### BLOCK DIAGRAM



# \*1: For the MB9AF311L/M, F312L/M, MB9AF314L/M, MB9AF315M and MB9AF316M, ETM is not available.

\*2: For the MB9AF311L, F312L and MB9AF314L, External Bus Interface and 12-bit A/D Converter (unit 2) are not available. And Multi-function Serial Interface does not support hardware flow control in these products.

FUJITSU

52

Product device	MB9AF311L/M/N	MB9AF312L/M/N	MB9AF314L/M/N
On-Chip Flash	64Kbyte	128Kbyte	256Kbyte
SRAM0	8Kbyte	8Kbyte	16Kbyte
SRAM1	8Kbyte	8Kbyte	16Kbyte


Product device	MB9AF315M/N	MB9AF316M/N
On-Chip Flash	384Kbyte	512Kbyte
SRAM0	16Kbyte	16Kbyte
SRAM1	16Kbyte	16Kbyte

DS706-00012-1v0-E

FUJITSU


### MEMORY MAP

### MB9A310 Series Memory Map(1)




FUITSU

54



FUITSU

# • MB9A310 Series Memory Map(3)




FUÏITSU

56

	Peri	pheral	Address	Мар
--	------	--------	---------	-----

$ \begin{array}{ c c c c c } \hline Start address & End address & Bus & Peripherals \\ \hline 0x4000_000_H & 0x4000_0FFF_H \\ \hline 0x4000_1000_H & 0x4000_FFF_H \\ \hline 0x4001_000_H & 0x4001_0FFF_H \\ \hline 0x4001_1000_H & 0x4001_0FFF_H \\ \hline 0x4001_2000_H & 0x4001_2FFF_H \\ \hline 0x4001_2000_H & 0x4001_2FFF_H \\ \hline 0x4001_5000_H & 0x4001_5FFF_H \\ \hline 0x4001_6000_H & 0x4001_5FFF_H \\ \hline 0x4001_6000_H & 0x4001_FFFF_H \\ \hline 0x4002_0000_H & 0x4002_0FFF_H \\ \hline 0x4002_1000_H & 0x4002_0FFF_H \\ \hline 0x4002_2000_H & 0x4002_3FFF_H \\ \hline 0x4002_2000_H & 0x4002_3FFF_H \\ \hline 0x4002_5000_H & 0x4002_5FFF_H \\ \hline 0x4002_5000_H & 0x4002_0FFF_H \\ \hline 0x4002_2000_H & 0x4002_0FFF_H \\ \hline 0x4002_000_H & 0x4002_0FFF_H \\ \hline 0x4002_00_H & 0x4$	Peripheral A	ddress Map		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Start address	End address	Bus	Peripherals
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$0x4000_{-}0000_{H}$	$0x4000_0FFF_H$	лир	Flash I/F register
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0x4000_1000 <sub>H</sub>	$0x4000\_FFFF_H$	АПЬ	Reserved
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$0x4001_{-}0000_{H}$	$0x4001_0FFF_H$		Clock/Reset Control
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$0x4001_{-}1000_{H}$	$0x4001_1FFF_H$		Hardware Watchdog timer
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$0x4001_{-}2000_{H}$	$0x4001_2FFF_H$		Software Watchdog timer
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$0x4001_{-}3000_{H}$	$0x4001_4FFF_H$	AFDU	Reserved
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0x4001_5000 <sub>H</sub>	$0x4001_5FFF_H$		Dual-Timer
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	$0x4001_{-}6000_{H}$	$0x4001\_FFFF_{H}$		Reserved
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$0x4002_{-0000_{\rm H}}$	$0x4002_0FFF_H$		Multi-function timer unit0
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$0x4002_{-}1000_{H}$	$0x4002_1FFF_H$		Multi-function timer unit1
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0x4002_2000 <sub>H</sub>	$0x4002_3FFF_H$		Reserved
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$0x4002_{-}4000_{H}$	$0x4002_4FFF_H$		PPG
	0x4002_5000 <sub>H</sub>	$0x4002_5FFF_H$		Base Timer
$0x4002\_8000_{\rm H}  0x4002\_{\rm DFFF}_{\rm H} \qquad \text{Reserved}$	$0x4002_{-}6000_{H}$	$0x4002_6FFF_H$	AFDI	Quadrature Position/Revolution Counter
	$0x4002_{-}7000_{H}$	$0x4002_7FFF_H$		A/D Converter
0x4002_E000 <sub>H</sub> 0x4002_EFFF <sub>H</sub> Internal CR trimming	$0x4002_{8000_{H}}$	$0x4002_DFFF_H$		Reserved
	0x4002_E000 <sub>H</sub>	$0x4002$ _EFFF <sub>H</sub>		Internal CR trimming
$0x4002$ _F $000_{H}$ $0x4002$ _FFFF <sub>H</sub> Reserved	0x4002_F000 <sub>H</sub>	$0x4002$ _FFFF <sub>H</sub>		Reserved
0x4003_0000 <sub>H</sub> 0x4003_0FFF <sub>H</sub> External Interrupt Controller	$0x4003_{0000_{\rm H}}$	$0x4003_0FFF_H$		External Interrupt Controller
0x4003_1000 <sub>H</sub> 0x4003_1FFF <sub>H</sub> Interrupt Request Batch-Read Function	$0x4003_{1000_{H}}$	$0x4003_1FFF_H$		Interrupt Request Batch-Read Function
$0x4003_{2000_{\text{H}}}$ $0x4003_{2}$ FFF <sub>H</sub> Reserved	$0x4003_{2000_{\rm H}}$	$0x4003_2FFF_H$		Reserved
0x4003_3000 <sub>H</sub> 0x4003_3FFF <sub>H</sub> GPIO	0x4003_3000 <sub>H</sub>	$0x4003_3FFF_H$		GPIO
$0x4003_4000_H$ $0x4003_4FFF_H$ Reserved	$0x4003_{-}4000_{H}$	$0x4003_4FFF_H$		Reserved
$0x4003_{5000_{\text{H}}}$ $0x4003_{5}{\text{FFF}_{\text{H}}}$ Low Voltage Detector	$0x4003_{5000_{H}}$	$0x4003_5FFF_H$		Low Voltage Detector
$0x4003_{6000_{\text{H}}}$ $0x4003_{6}$ $FFF_{\text{H}}$ APB2 USB clock generator	$0x4003_{-}6000_{H}$	$0x4003_6FFF_H$	APB2	USB clock generator
$0x4003_{7000_{\rm H}}$ $0x4003_{7FFF_{\rm H}}$ Reserved	0x4003_7000 <sub>H</sub>	$0x4003_7FFF_H$		Reserved
0x4003_8000 <sub>H</sub> 0x4003_8FFF <sub>H</sub> Multi-function serial Interface	$0x4003_{8000_{H}}$	$0x4003_8FFF_H$		Multi-function serial Interface
$0x4003_{9000_{\rm H}}$ $0x4003_{9}{\rm FFF_{\rm H}}$ CRC	0x4003_9000 <sub>H</sub>	$0x4003_9FFF_H$		CRC
$0x4003_A000_H$ $0x4003_AFFF_H$ Watch Counter	0x4003_A000 <sub>H</sub>	$0x4003\_AFFF_{H}$		Watch Counter
$0x4003B000_{H}$ $0x4003EFFF_{H}$ Reserved	0x4003_B000 <sub>H</sub>	$0x4003$ _EFFF <sub>H</sub>		Reserved
0x4003_F000 <sub>H</sub> 0x4003_FFFF <sub>H</sub> External Memory interface	0x4003_F000 <sub>H</sub>	$0x4003$ _FFFF <sub>H</sub>		External Memory interface
$0x4004_0000_H$ $0x4004_FFFF_H$ USB ch.0	$0x4004_{-}0000_{H}$	$0x4004$ _FFFF <sub>H</sub>		USB ch.0
$0x4005_{0000_{\rm H}}$ $0x4005_{\rm FFFF_{\rm H}}$ Reserved	$0x4005_{0000_{H}}$	$0x4005$ _FFFF <sub>H</sub>		Reserved
$0x4006_0000_H$ $0x4006_0FFF_H$ DMAC register	$0x4006_{-}0000_{H}$	$0x4006_0FFF_H$	]	DMAC register
$0x4006_{-}1000_{H}$ $0x4006_{-}1FFF_{H}$ AHB Reserved	0x4006_1000 <sub>H</sub>	$0x4006_{1}FFF_{H}$	AHB	Reserved
$0x4006_{2}000_{H}$ $0x4006_{2}FFF_{H}$ Reserved	0x4006_2000 <sub>H</sub>	$0x4006_2FFF_H$		Reserved
$0x4006_{3000_{\text{H}}}$ $0x4006_{3}$ FFF <sub>H</sub> Reserved	0x4006_3000 <sub>H</sub>	$0x4006_3FFF_H$	]	Reserved
$0x4006_4000_H$ $0x41FF_FFFF_H$ Reserved	0x4006_4000 <sub>H</sub>	$0x41FF_FFFF_H$		Reserved

PIN STATUS IN EACH CPU STATE



The terms used for pin status have the following meanings.

• SPL = 1

This is the status that standby pin level setting bit (SPL) in standby mode control register (STB\_CTL) is set to "1".

- Input enabled Indicates that the input function can be used.
- Internal input fixed at "0" This is the status that the input function cannot be used. Internal input is fixed at "L".
- Hi-Z Indicates that the output drive transistor is disabled and the pin is put in the Hi-Z state.
- Setting disabled Indicates that the setting is disabled.
- Maintain previous state Maintains the state that was immediately prior to entering the current mode. If a built-in peripheral function is operating, the output follows the peripheral function. If the pin is being used as a port, that output is maintained.
- Analog input is enabled Indicates that the analog input is enabled.
- Trace output Indicates that the trace function can be used.



		Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode c	or sleep mode ate
Pin status type	Function group	Power supply unstable	Power su	pply stable	Power supply stable	Power sup	oply stable
		-	INITX=0	INITX=1	INITX=1	INIT	
		-	-	-	-	SPL=0	SPL=1
A	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Output Hi-Z/ Internal input fixed at "0"
	Main crystal oscillator input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
В	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Output Hi-Z/ Internal input fixed at "0"
	Main crystal oscillator output pin	Hi-Z/ Internal input fixed at "0"/ or Input enable	Hi-Z/ Internal input fixed at "0"	Hi-Z/ Internal input fixed at "0"	Maintain previous state	Maintain previous state/ Hi-Z at oscillation stop* <sup>1</sup> / Internal input fixed at "0"	Maintain previous state/ Hi-Z at oscillation stop* <sup>1</sup> / Internal input fixed at "0"
С	INITX input pin	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled	Pull-up/ Input enabled
D	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
Е	JTAG selected	Hi-Z	Pull-up/ Input enabled	Pull-up/ Input enabled	Maintain previous state	Maintain previous state	Maintain previous state
	GPIO selected	Setting disabled	Setting disabled	Setting disabled			Output Hi-Z/ Internal input fixed at "0"
F	Trace selected External interrupt enabled selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Trace output Maintain previous state
	GPIO selected, or other than above resource selected	Hi-Z	Hi-Z/ Input enabled	Hi-Z/ Input enabled			Hi-Z/ Internal input fixed at "0"

# • LIST OF PIN STATUS

Pin status		Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state		or sleep mode ate
type	Function group	Power supply unstable	Power sup	oply stable	Power supply stable	Power su	oply stable
		-	INITX=0	INITX=1	INITX=1		X=1
		-	-	-	-	SPL=0	SPL=1
G	Trace selected	Setting	Setting	Setting	Maintain	Maintain	Trace output
		disabled	disabled	disabled	previous	previous	
	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/	state	state	Hi-Z/
	or other than		Input	Input			Internal
	above resource		enabled	enabled			input fixed
	selected						at "0"
Н	External interrupt	Setting	Setting	Setting	Maintain	Maintain	Maintain
	enabled selected	disabled	disabled	disabled	previous	previous	previous
					state	state	state
	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/			Hi-Z/
	or other than		Input	Input			Internal
	above resource		enabled	enabled			input fixed
	selected						at "0"
Ι	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/	Maintain	Maintain	Output
	resource selected		Input	Input	previous	previous	Hi-Z/
			enabled	enabled	state	state	Internal
							input fixed
							at "0"
J	NMIX selected	Setting	Setting	Setting	Maintain	Maintain	Maintain
		disabled	disabled	disabled	previous	previous	previous
					state	state	state
	GPIO selected,	Hi-Z	Hi-Z/	Hi-Z/			Hi-Z/
	or other than		Input	Input			Internal
	above resource		enabled	enabled			input fixed
	selected						at "0"

FUĴĨTSU

Pin status		Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state		or sleep mode ate
type	Function group	Power supply unstable		oply stable	Power supply stable	Power sup	
		-	INITX=0	INITX=1	INITX=1	INIT	
		-	-	-	-	SPL=0	SPL=1
K	Analog input	Hi-Z	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
	selected		Internal	Internal	Internal	Internal	Internal
			input fixed	input fixed	input fixed	input fixed	input fixed
			at "0"/	at "0"/	at "0"/	at "0"/	at "0"/
			Analog	Analog	Analog	Analog	Analog
			input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled
	GPIO selected,	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
	or other than	disabled	disabled	disabled	previous	previous	Internal
	above resource				state	state	input fixed
	selected						at "0"
L	External interrupt	Setting	Setting	Setting	Maintain	Maintain	Maintain
	enabled selected	disabled	disabled	disabled	previous	previous	previous
					state	state	state
	Analog input	Hi-Z	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/	Hi-Z/
	selected		Internal	Internal	Internal	Internal	Internal
			input fixed	input fixed	input fixed	input fixed	input fixed
			at "0"/	at "0"/	at "0"/	at "0"/	at "0"/
			Analog	Analog	Analog	Analog	Analog
			input	input	input	input	input
			enabled	enabled	enabled	enabled	enabled
	GPIO selected,	Setting	Setting	Setting	Maintain	Maintain	Hi-Z/
	or other than	disabled	disabled	disabled	previous	previous	Internal
	above resource				state	state	input fixed
	selected						at "0"
М	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Output
		disabled	disabled	disabled	previous	previous	Hi-Z/
					state	state	Internal
							input fixed
							at "0"
	Sub crystal	Input	Input	Input	Input	Input	Input
	oscillator input	enabled	enabled	enabled	enabled	enabled	enabled
	pin						

		Power-on reset or low voltage detection state	INITX input state	Device internal reset state	Run mode or sleep mode state	Timer mode c	
Pin status type	Function group	Power supply unstable	Power su	oply stable	Power supply stable	Power sup	oply stable
		-	INITX=0	INITX=1	INITX=1	INIT	
		-	-	-	-	SPL=0	SPL=1
Ν	GPIO selected	Setting	Setting	Setting	Maintain	Maintain	Output
		disabled	disabled	disabled	previous	previous state	Hi-Z/
					state		Internal input fixed at "0"
	Sub crystal	Hi-Z/	Hi-Z/	Hi-Z/	Maintain	Maintain	Maintain
	oscillator output	Internal input	Internal	Internal	previous	previous	previous
	pin	fixed at "0"/ or Input	input fixed at "0"	input fixed at "0"	state	state/ Hi-Z at oscillation	state/ Hi-Z at oscillation
		enable				stop* <sup>2</sup> /	stop* <sup>2</sup> /
						Internal input	Internal input
						fixed at "0"	fixed at "0"
Ο	GPIO selected	Hi-Z	Hi-Z/	Hi-Z/	Maintain	Maintain	Output
			Input	Input	previous	previous state	Hi-Z/ Internal
			enabled	enabled	state		input fixed at "0"
	USB I/O pin	Setting	Setting	Setting	Maintain	Output	Output
		disabled	disabled	disabled	previous	Hi-Z at	Hi-Z at
					state	transmission/	transmission/
						Input	Input
						enabled/	enabled/
						Internal input	Internal input
						fixed at "0" at	fixed at "0" at
						reception	reception
Р	Mode input pin	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled	Input enabled
	GPIO selected	Setting disabled	Setting disabled	Setting disabled	Maintain previous state	Maintain previous state	Output Hi-Z/Input enabled

\*1 : Oscillation is stopped at sub timer mode, low speed CR timer mode, and stop mode.

FUĴÎTSU

\*2 : Oscillation is stopped at stop mode.

# ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Deremeter	Cumphal	Ra	iting	Linit	Domorko
Parameter	Symbol	Min	Max	Unit	Remarks
Power supply voltage* <sup>1, *2</sup>	Vcc	Vss - 0.5	Vss + 6.5	V	
Power supply voltage (for USB) * <sup>1, *<sup>3</sup></sup>	USBVcc	Vss - 0.5	Vss + 6.5	V	
Analog power supply voltage <sup>*1, *4</sup>	AVcc	Vss - 0.5	Vss + 6.5	V	
Analog reference voltage <sup>*1, *4</sup>	AVRH	Vss - 0.5	Vss + 6.5	V	
		Vss - 0.5	$Vcc + 0.5$ $(\leq 6.5V)$	V	Except for USB pin
Input voltage* <sup>1</sup>	VI	Vss - 0.5	$USBVcc + 0.5$ $(\leq 6.5V)$	V	USB pin
		Vss - 0.5	Vss + 6.5	V	5V tolerant
Analog pin input voltage* <sup>1</sup>	V <sub>IA</sub>	Vss - 0.5	$\begin{array}{c} \text{AVcc} + 0.5\\ (\leq 6.5\text{V}) \end{array}$	V	
Output voltage* <sup>1</sup>	Vo	Vss - 0.5	$\frac{\text{Vcc} + 0.5}{(\leq 6.5\text{V})}$	V	
"L" level maximum output current* <sup>5</sup>	т		10	mA	4mA type
	I <sub>OL</sub>	-	20	mA	12mA type
"L" level average output current* <sup>6</sup>	Т		4	mA	4mA type
	I <sub>OLAV</sub>	-	12	mA	12mA type
"L" level total maximum output current	$\sum I_{OL}$	-	100	mA	
"L" level total average output current* <sup>7</sup>	$\sum I_{OLAV}$	-	50	mA	
"H" level maximum output current* <sup>5</sup>	I <sub>OH</sub>		- 10	mA	4mA type
	TOH	-	- 20	mA	12mA type
"H" level average output current* <sup>6</sup>	I <sub>OHAV</sub>	_	- 4	mA	4mA type
	TOHAV	-	- 12	mA	12mA type
"H" level total maximum output current	$\sum I_{OH}$	-	- 100	mA	
"H" level total average output current* <sup>7</sup>	$\sum I_{OHAV}$	-	- 50	mA	
Power consumption	P <sub>D</sub>	-	300	mW	
Storage temperature	T <sub>STG</sub>	- 55	+ 150	°C	

\*1 : These parameters are based on the condition that Vss = AVss = 0.0V.

\*2 : Vcc must not drop below Vss - 0.5V.

\*3 : USBVcc must not drop below Vss - 0.5V.

\*4 : Be careful not to exceed Vcc + 0.5 V, for example, when the power is turned on.

\*5 : The maximum output current is the peak value for a single pin.

\*6 : The average output is the average current for a single pin over a period of 100 ms.

\*7 : The total average output current is the average current for all pins over a period of 100 ms.

#### <WARNING>

Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

FUĴÎTSU

### 2. Recommended Operating Conditions

		0					(Vss = AVss = 0.0V)
Par	rameter	Symbol	Conditions	Va Min	alue Max	Unit	Remarks
Power supply	voltage	Vcc	-	2.7 5.5		V	
Power supply voltage for USB		USBVcc		3.0	$3.6$ ( $\leq$ Vcc)	v	*1
Power suppry	voltage for USB	USBVCC		2.7	5.5 (≤Vcc)	v	*2
Analog power	supply voltage	AVcc	-	2.7	5.5	V	AVcc = Vcc
Analog refere	nce voltage	AVRH	-	AVss	AVcc	V	
Operating	FPT-100P-M20 FPT-100P-M23 FPT-80P-M21 FPT-80P-M37 FPT-64P-M24 FPT-64P-M38 FPT-64P-M23 FPT-64P-M39 BGA-112P-M04	Та	-	- 40	+ 105	°C	
temperature			When mounted on four-layer PCB	- 40	+ 105	°C	
	FPT-100P-M06	Та	When	- 40	+ 105	°C	$Icc \le 35mA$
			mounted on double-sided single-layer PCB	- 40	+ 85	°C	Icc > 35mA

\*1: When P81/UDP0 and P80/UDM0 pin are used as USB (UDP0, UDM0).

\*2: When P81/UDP0 and P80/UDM0 pin are used as GPIO (P81, P80).

#### <WARNING>

The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

FUJITSU

64

# • DC Characteristics

# 1. Current rating

	(Vcc = AVc)		V to 5.5V, USBVcc	= 3.0 V t		$V_{\rm SS} = AV_{\rm S}$	ss = 0V	$Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$																
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks																
	-,	name		Min	Тур	Max																		
			Normal operation	-	32	41	mA	CPU : 40MHz, Peripheral : 40MHz, Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1																
		(PLL) Vcc = 5.5V	-	21	28	mA	CPU : 40MHz, Peripheral : 40MHz, Flash 3Wait FRWTR.RWT = 00 FSYNDN.SD = 011 *1																	
	supply Vcc		Normal operation (built-in high-speed CR) Vcc = 5.5V	-	3.9	7.7	mA	CPU/ Peripheral : 4MHz *1, *2 Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000																
Power supply current		Vcc	Normal operation (sub oscillation) Vcc = 5.5V	-	0.15	3.2	mA	CPU/ Peripheral : 32kHz Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1																
current			Normal operation (built-in low-speed CR) Vcc = 5.5V	-	0.2	3.3	mA	CPU/ Peripheral : 100kHz Flash 0Wait FRWTR.RWT = 00 FSYNDN.SD = 000 *1																
			SLEEP operation (PLL) Vcc = 5.5V	-	10	15	mA	Peripheral : 40MHz *1																
	Iccs																·		SLEEP operation (built-in high-speed CR) Vcc = 5.5V	-	1.2	4.4	mA	Peripheral : 4MHz *1, *2
	1005		SLEEP operation (sub oscillation) Vcc = 5.5V	-	0.1	3.1	mA	Peripheral : 32kHz *1																
			SLEEP operation (built in low-speed CR) Vcc = 5.5V	-	0.1	3.1	mA	Peripheral : 100kHz *1																

Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks
Falametei	Symbol	name	Conditions	Min	Тур	Max	Onit	I CILIAI NS
I			STOP mode	-	35	200	μΑ	$Ta = + 25^{\circ}C,$ When LVD is off *1
Power	I <sub>CCH</sub>		Vcc = 5.5V	-	-	3	mA	Ta = + 105 °C, When LVD is off *1
supply current	т	Vcc	TIMER mode	-	60	230	μΑ	$Ta = + 25^{\circ}C,$ When LVD is off *1
	I <sub>CCT</sub>		(sub oscillation) Vcc = 5.5V	-	-	3.1	mA	$Ta = + 105^{\circ}C,$ When LVD is off *1
Low voltage detection circuit (LVD) power supply current	I <sub>CCLVD</sub>		At operation Vcc = 5.5V	-	4	7	μΑ	for occurrence of interrupt

\*1: When all ports are fixed.

\*2: When setting it to 4MHz by trimming.




# 2. Pin Characteristics

	1		(Vcc = AVcc = 2)	.7V to 5.5V,		Vss = 0V, Ta	= - 40°C	C to + 105°C
Parameter	Symbol	Pin name	Conditions		Value		Unit	Remarks
"H" level input voltage	V <sub>IHS</sub>	CMOS hysteresis input pin, MD0,1	-	Min Vcc × 0.8	Тур -	Max Vcc + 0.3	V	
(hysteresis input)		5V tolerant I/O	-	$Vcc \times 0.8$	-	Vss + 5.5	V	
"L" level input voltage (hysteresis input)	V <sub>ILS</sub>	CMOS hysteresis input pin, MD0,1	-	Vss - 0.3	-	$Vcc \times 0.2$	V	
		4mA type	$Vcc \ge 4.5 V$ $I_{OH} = -4mA$ $Vcc < 4.5 V$ $I_{OH} = -2mA$	- Vcc - 0.5	-	Vcc	V	
"H" level output voltage	V <sub>OH</sub>	12mA type	$Vcc \ge 4.5 V$ $I_{OH} = -12mA$ $Vcc < 4.5 V$ $I_{OH} = -8mA$	Vcc - 0.5	-	Vcc	V	
		The pin doubled as USB I/O	$Vcc \ge 4.5 V \\ I_{OH} = -20.5mA \\ Vcc < 4.5 V \\ I_{OH} = -13.0mA$	Vcc - 0.4	-	Vcc	V	
		4mA type	$Vcc \ge 4.5 V$ $I_{OL} = 4mA$ $Vcc < 4.5 V$ $I_{OL} = 2mA$	Vss	-	0.4	V	
"L" level output voltage	V <sub>OL</sub>	12mA type	$Vcc \ge 4.5 V$ $I_{OL} = 12mA$ $Vcc < 4.5 V$ $I_{OL} = 8mA$	Vss	-	0.4	V	
		The pin doubled as USB I/O	$Vcc \ge 4.5 \text{ V}$ $I_{OL} = 18.5 \text{mA}$ $Vcc < 4.5 \text{ V}$ $I_{OL} = 10.5 \text{mA}$	Vss	-	0.4	V	
Input leak current	$I_{IL}$	-	-	- 5	-	5	μΑ	
Pull-up resistance value	R <sub>PU</sub>	Pull-up pin	$Vcc \ge 4.5 V$ $Vcc < 4.5 V$	25 30	50 80	100 200	kΩ	
Input capacitance	C <sub>IN</sub>	Other than Vcc, Vss, AVcc, AVss, AVRH	-	-	5	15	pF	

# AC Characteristics

(1) Main Clock Input Characteristics

	iput onui	aotoriotik		(Vcc = 2	.7V to 5.5V	$V, V_{SS} = 0$	$0V, Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
Falameter	Symbol	name	Conditions	Min	Max	Unit	Remarks
			$Vcc \ge 4.5V$	4	48	MHz	When crystal oscillator
Innut fragmanay	Б		Vcc < 4.5V	4	20	МПZ	is connected
Input frequency	F <sub>CH</sub>		$Vcc \ge 4.5V$	4	48	MHz	When using external
			Vcc < 4.5V	4	20	WITTZ	clock
Input clock cycle	t	X0	$Vcc \ge 4.5V$	20.83	250	ns	When using external
1 5	t <sub>CYLH</sub>	X1	Vcc < 4.5V	50	250	115	clock
Input clock pulse	_		Pwh/tcylh	45	55	%	When using external
width	_		Pwl/tcylh	J.	55	70	clock
Input clock rise	t <sub>CF</sub>		_	_	5	ns	When using external
time and fall time	t <sub>CR</sub>				5	115	clock
	F <sub>CC</sub> -				40	MHz	Base clock
	100				10	IVITIE	(HCLK/FCLK)
Internal operating	F <sub>CP0</sub>	-	-	_	40	MHz	APB0 bus clock
clock	- 010						(PCLK0)
frequency	F <sub>CP1</sub>	-	-	_	40	MHz	APB1 bus clock
1 5	- 011						(PCLK1)
	F <sub>CP2</sub>	-	-	_	40	MHz	APB2 bus clock
	012				-		(PCLK2)
	t <sub>CYCC</sub>	-	-	25	-	ns	Base clock
	-0100						(HCLK/FCLK)
Internal operating	t <sub>CYCP0</sub>	-	-	25	-	ns	APB0 bus clock
clock	-01010						(PCLK0)
cycle time	t <sub>CYCP1</sub>	-	-	25	-	ns	APB1 bus clock
	01011			23			(PCLK1)
	t <sub>CYCP2</sub>	-	-	25	-	ns	APB2 bus clock
	01012			-			(PCLK2)





Note: Please see the block diagram to refer the APB bus which peripherals connected. Please see "Chapter: Clock" in "FM3 MB9Axxx / MB9Bxxx Series PERIPHERAL MANUAL" to refer the detail of internal operating clock.

FUJITSU

FUJITSU SEMICONDUCTOR CONFIDENTIAL

		$(\text{Vcc} = 2.7\text{V to } 5.5\text{V}, \text{Vss} = 0\text{V}, \text{Ta} = -40^{\circ}\text{C to} + 105^{\circ}\text{C}$								
Parameter	Symbol	Pin	Conditions		Value		Unit	Remarks		
Falametei	Symbol	name	Conditions	Min	Тур	Max	Unit	Remarks		
								When crystal		
	F <sub>CL</sub>		-	-	32.768	-	kHz	oscillator is		
Input frequency								connected		
		X0A		32		100	kHz	When using		
		X1A	-	32	-	100	KIIZ	external clock		
Input clock cycle	+	ЛIА		10		31.25		When using		
input clock cycle	t <sub>CYLL</sub>		-	10	-	51.25	μs	external clock		
Input clock pulse	- 45 -		45		55	%	When using			
width			- 55		70	external clock				





#### (3) Built-in CR Oscillation Characteristics

• Built-in high-speed CR

			(Vcc	c = 2.7V	to 5.5V, V	$V_{\rm SS} = 0$	V, Ta = $-40^{\circ}C$ to $+105^{\circ}C$ )	
Parameter	Symbol	Conditions		Value		Unit	Remarks	
Falameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
		$Ta = +25^{\circ}C$		4	4.04			
Clock frequency	F <sub>CRH</sub>	$Ta = 0^{\circ}C \text{ to } + 70^{\circ}C$	3.84	4	4.16	MHz	When trimming*	
		Ta = - 40°C to + 105°C	3.8	4	4.2			
		Ta = - 40°C to + 105°C	3	4	5		When not trimming	

\*: In the case of using the values in CR trimming area of Flash memory at shipment for frequency trimming.

• Built-in low-speed CR

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$ 

Parameter	Symbol	Symbol	Conditions		Value		Linit	Remarks
Farameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks	
Clock frequency	F <sub>CRL</sub>	-	50	100	150	kHz		

(4-1)Operating Conditions of Main and USB PLL (In the case of using main clock for input clock of PLL)

		(V	cc = 2	.7V to	5.5V, Vss	= 0V, Ta = - 40°C to + 105°C)
Parameter	Symbol	Value			Unit	Remarks
Falameter	Symbol	Min	Тур	Max	Unit	Remarks
PLL oscillation stabilization wait time (LOCK UP time)*	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	$f_{PLLI}$	4	-	16	MHz	
PLL multiple rate	-	13	-	75	multiple	
PLL macro oscillation clock frequency	<b>f</b> <sub>PLLO</sub>	200	-	300	MHz	

\*: Time from when the PLL starts operating until the oscillation stabilizes.

#### (4-2) Operating Conditions of Main PLL (In the case of using built-in high speed CR) ( $V_{CC} = 2.7V_{CC}$ to $5.5V_{CC}$ $V_{CC} = -40^{\circ}C_{CC}$ to $\pm 105^{\circ}C_{CC}$ )

	-	( V	cc = 2	./V to	<u>3.3 V, VSS</u>	$= 0V, 1a = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Value			Unit	Remarks
Farameter	Symbol	Min	Тур	Max	Onit	I CIIIdIKS
PLL oscillation stabilization wait time (LOCK UP time)*	t <sub>LOCK</sub>	100	-	-	μs	
PLL input clock frequency	f <sub>PLLI</sub>	3.8	4	4.2	MHz	
PLL multiple rate	-	50	-	71	multiple	
PLL macro oscillation clock frequency	f <sub>PLLO</sub>	190	-	300	MHz	

\*: Time from when the PLL starts operating until the oscillation stabilizes.


Note: It needs to input to PLL by built-in CR trimming frequency.

#### (5) Reset Input Characteristics

			(Vcc =	= 2.7V to 5.5V,	Vss = 0V, Ta	= - 40°C	$C to + 105^{\circ}C)$
Parameter	Symbol	Pin	Conditions	Va	lue	Unit	Remarks
i didificici	Cymbol	name	Min		Max	Onic	T CITICITICS
Reset input time	t <sub>INITX</sub>	INITX	-	500	-	ns	

#### (6) Power-on Reset Timing

			(Vcc = 2.7)	V to 5.5V, V	$V_{\rm SS} = 0V,$	$Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$	
Deremeter	Symbol	Pin	Val	ue	Unit	Domorko	
Parameter	Symbol	name	Min	Max	Unit	Remarks	
Power supply rising time	Tr	Vcc	0	-	ms		
Power supply shut down time	Toff	vee	1	-	ms		



FUJITSU


70

### (7) External Bus Timing

• External bus clock output Characteristics

$(Vcc = 2.7V \text{ to } 5.5V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C)$						
Parameter	Symbol	Pin name	Conditions	Value		Unit
Falameter				Min	Max	Unit
Output frequency	t <sub>CYCLE</sub>	MCLKOUT	$Vcc \ge 4.5 V$	-	40	MHz
			Vcc < 4.5 V	-	32	MHz
Minimum clock cycle			$Vcc \ge 4.5 V$	25	-	ns
time	-		Vcc < 4.5 V	31.25	-	ns


Note: External bus clock output is divided clock of HCLK. Please see " Chapter: External Bus Interface" in "FM3 MB9Axxx / MB9Bxxx Series PERIPHERAL MANUAL" to refer the detail of setting.



• External bus signal input/output Characteristics

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$ 

Parameter	Symbol	Conditions	Value	Unit	Remarks
Signal input characteristics	$V_{\mathrm{IH}}$		0.8  imes VCC	V	
	$V_{IL}$		$0.2 \times VCC$	V	
Signal output characteristics	V <sub>OH</sub>	-	0.8  imes VCC	V	
	V <sub>OL</sub>		$0.2 \times VCC$	V	



FUĴĬTSU


-	-	(	Vcc = 2.7V to 5.	5V, Vss = 0V, T	$a = -40^{\circ}C \text{ to } + 2$	105°C)	
Doromotor	Cumphal	Din nama	Conditions	Value		Linit	
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
MOEX	+	MOEX	$Vcc \ge 4.5V$	MCLK×n-3			
Min pulse width	t <sub>OEW</sub>	MOEA	Vcc < 4.5V	WICLK^II-5	-	ns	
$MCSX \downarrow \rightarrow Address$	t	MCSX[7:0]	$Vcc \ge 4.5V$	-9	9	ns	
output delay time	t <sub>CSL – AV</sub>	MAD[24:0]	Vcc < 4.5V	-12	12	115	
$MOEX \uparrow \rightarrow$	t	MOEX	$Vcc \ge 4.5V$	0	MCLK×m+9	100	
Address hold time	t <sub>oeh - ax</sub>	MAD[24:0]	Vcc < 4.5V	0	MCLK×m+12	ns	
$MCSX \downarrow \rightarrow$	+		$Vcc \ge 4.5V$	MCLK×m-9	MCLK×m+9	ns	
$MOEX \downarrow delay time$	t <sub>CSL - OEL</sub>	MOEX	Vcc < 4.5V	MCLK×m-12	MCLK×m+12	115	
$MOEX \uparrow \rightarrow$	+	MCSX[7:0]	$Vcc \ge 4.5V$	0	MCLK×m+9	ns	
MCSX ↑ time	t <sub>oeh - csh</sub>		Vcc < 4.5V	0	MCLK×m+12		
$MCSX \downarrow \rightarrow$	t	MCSX	$Vcc \ge 4.5V$	MCLK×m-9	MCLK×m+9	nc	
$MDQM \downarrow delay time$	t <sub>CSL - RDQML</sub>	MDQM[1:0]	Vcc < 4.5V	MCLK×m-12	MCLK×m+12	ns	
Data set up $\rightarrow$	+	MOEX	$Vcc \ge 4.5V$	20	-	ns	
MOEX ↑ time	t <sub>DS - OE</sub>	MADATA[15:0]	Vcc < 4.5V	38	-		
$MOEX \uparrow \rightarrow$	+	MOEX	$Vcc \ge 4.5V$	0		ns	
Data hold time	t <sub>DH - OE</sub>	MADATA[15:0]	Vcc < 4.5V	0	-		
MWEX	t	MWEX	$Vcc \ge 4.5V$	MCLK×n-3		ns	
Min pulse width	t <sub>WEW</sub>	IVI W EA	Vcc < 4.5V	WICLK^II-3	-		
$MWEX \uparrow \rightarrow Address$	+	MWEX	$Vcc \ge 4.5V$	0	MCLK×m+9	ns	
output delay time	t <sub>WEH - AX</sub>	MAD[24:0]	Vcc < 4.5V	0	MCLK×m+12		
$MCSX \downarrow \rightarrow$	+		$Vcc \ge 4.5V$	MCLK×n-9	MCLK×n+9	100	
$MWEX \downarrow delay time$	t <sub>CSL - WEL</sub>	MWEX	Vcc < 4.5V	MCLK×n-12	MCLK×n+12	ns	
$MWEX \uparrow \rightarrow$	4	MCSX[7:0]	$Vcc \ge 4.5V$	- 0	MCLK×m+9	ns	
MCSX ↑ delay time	t <sub>WEH</sub> - CSH		Vcc < 4.5V		MCLK×m+12		
$MCSX \downarrow \rightarrow$	+	MCSX	$Vcc \ge 4.5V$	MCLK×n-9	MCLK×n+9	10.0	
$MDQM \downarrow delay time$	t <sub>CSL-WDQML</sub>	MDQM[1:0]	Vcc < 4.5V	MCLK×n-12	MCLK×n+12	ns	
$MWEX \downarrow \rightarrow$	+		$Vcc \ge 4.5V$	- 9	9	na	
Data output time	t <sub>WEL - DV</sub>	MWEX	Vcc < 4.5V	-12	12	ns	
$MWEX \uparrow \rightarrow$	+	MADATA[15:0]	$Vcc \ge 4.5V$	0	MCLK×m+9	na	
Data hold time	t <sub>WEH - DX</sub>	_	Vcc < 4.5V		MCLK×m+12	ns	

FUĴITSU

•	Separate	Bus Ac	cess As	synchronous	SRAM	Mode

Note: When the external load capacitance = 30 pF (m = 0 to 15, n = 1 to 16).

72




DS706-00012-1v0-E

FUĴITSU

			Vcc = 2.7V to 5.5	· · · · · ·	lue		
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
		MCLK	$Vcc \ge 4.5V$	1	9		
Address delay time	t <sub>AV</sub>	MAD[24:0]	Vcc < 4.5V	1	12	ns	
	+		$Vcc \ge 4.5V$	1	9		
MCSV dalay time	$t_{CSL}$	MCLK	Vcc < 4.5V	1	12	ns	
MCSX delay time	4	MCSX[7:0]	$Vcc \ge 4.5V$	1	9	ma	
	t <sub>CSH</sub>		Vcc < 4.5V	1	12	ns	
	4		$Vcc \ge 4.5V$	1	9	ma	
MOEX delay time	t <sub>REL</sub>	MCLK	Vcc < 4.5V	1	12	ns	
WOLX delay time	t	MOEX	$Vcc \ge 4.5V$	1	9	ns	
	t <sub>REH</sub>		Vcc < 4.5V	1	12	IIS	
Data set up $\rightarrow$	t	MCLK	$Vcc \ge 4.5V$	19		na	
MCLK ↑ time	t <sub>DS</sub>	MADATA[15:0]	Vcc < 4.5V	37	-	ns	
MCLK $\uparrow \rightarrow$	+	MCLK	$Vcc \ge 4.5V$	0		ma	
Data hold time	t <sub>DH</sub>	MADATA[15:0]	Vcc < 4.5V	0	-	ns	
	+		$Vcc \ge 4.5V$	1	9		
MWEX delay time	$t_{WEL}$	MCLK	Vcc < 4.5V	1	12	ns	
WWEA delay time	+	MWEX	$Vcc \ge 4.5V$	1	9	ns	
	$t_{\rm WEH}$		Vcc < 4.5V	1	12	IIS	
	+		$Vcc \ge 4.5V$	1	9	na	
MDQM[1:0]	t <sub>DQML</sub>	MCLK	Vcc < 4.5V	1	12	ns	
delay time	+	MDQM[1:0]	$Vcc \ge 4.5V$	1	9	na	
-	t <sub>DQMH</sub>		Vcc < 4.5V	1	12	ns	
MCLK $\uparrow \rightarrow$	+	MCLK	$Vcc \ge 4.5V$	1	18	na	
Data output time	t <sub>OD</sub>	MADATA[15:0]	Vcc < 4.5V	1	24	ns	

• Separate Bus Access Synchronous SRAM Mode

Note: When the external load capacitance = 30 pF.




FUĴITSU

			$V_{cc} = 2.7 V$ to 5.5	V V c c = 0 V T a	$= -40^{\circ}$ C to $\pm 10^{\circ}$	05°C)	
Deremeter	Cumbal	· · · · · · · · · · · · · · · · · · ·		v, v ss – o v, 1a Va			
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	
Multiplexed	+		$Vcc \ge 4.5V$	0	10	ns	
Address delay time	t <sub>ALE-CHMADV</sub>	MALE MADATA[15:0]	Vcc < 4.5V	0	20		
Multiplexed	t <sub>CHMADH</sub>		$Vcc \ge 4.5V$	MCLK×n+0	MCLK×n+10	ns	
Address hold time	CHMADII		Vcc < 4.5V	MCLK×n+0	MCLK×n+20		

Multiplexed Bus Access Asynchronous SRAM Mode

Note: When the external load capacitance = 30 pF (m = 0 to 15, n = 1 to 16).




DS706-00012-1v0-E

FUJITSU

manipionea B		ICHIOHOUS SICAWI N		$V_{cc} = 2.7V$ to 5.5V, $V_{ss} = 0V$ , $T_a = -40^{\circ}C$ to $+105^{\circ}C$ )						
Deverenter	Ourseland			,	lue					
Parameter	Symbol	Pin name	Conditions	Min	Max	Unit	Remarks			
	+		$Vcc \ge 4.5V$	1	9	ns				
MALE delay time	t <sub>CHAL</sub>	MCLK	Vcc < 4.5V	1	12	ns				
	t <sub>CHAH</sub>	ALE	$Vcc \ge 4.5V$	1	9	ns				
			Vcc < 4.5V	1	12	ns				
MCLK $\uparrow \rightarrow$			$Vcc \ge 4.5V$	1	t <sub>OD</sub>	ns				
Multiplexed	t <sub>CHMADV</sub>		V CC <u>-</u> 4.5 V							
Address delay time		MCLK	Vcc < 4.5V							
MCLK $\uparrow \rightarrow$		MADATA[15:0]	$Vcc \ge 4.5V$							
Multiplexed	t <sub>CHMADX</sub>		vee <u>_</u> 1.5 v	1	t <sub>OD</sub>	ns				
Data output time			Vcc < 4.5V							


• Multiplexed Bus Access Synchronous SRAM Mode


Note: When the external load capacitance = 30 pF.



- $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$ Value Pin name Conditions Remarks Parameter Symbol Unit Min Max MCLK ↑ 19  $Vcc \geq 4.5V$ MCLK MRDY input \_ ns t<sub>RDYI</sub> MRDY Vcc < 4.5V37 setup time
- External Ready Input Timing

When RDY input






FUĴĨTSU

### (8) Base Timer Input Timing


• Timer input timing

	$(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$										
Parameter	Parameter Symbol		Conditions	Val	ue	Lloit	Remarks				
Parameter Symbo		Pin name	Conditions	Min	Max		Remarks				
Input pulse width	t <sub>TIWH</sub> t <sub>TIWL</sub>	TIOAn/TIOBn (when using as ECK,TIN)	_	2t <sub>CYCP</sub>	-	ns					



• Trigger input timing

Parameter	Symbol Pin name		Conditions	Val	ue	Unit	Remarks
Falametei	Symbol	FIII Hallie	Conditions	Min	Max	Onit	Remarks
Input pulse width	t <sub>TRGH</sub> t <sub>TRGL</sub>	TIOAn/TIOBn (when using as TGIN)	-	2t <sub>CYCP</sub>	-	ns	



#### (9) UART Timing

• Synchronous serial (SPI = 0, SCINV = 0)

			(Vcc = 2)	.7V to 5.5V	$V_{\rm SS} = 0$	V, Ta = - 40	$0^{\circ}$ C to + 1	05°C)
Parameter	Symbol	Pin	Conditions	Vcc < 4	4.5V	Vcc ≥	4.5V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Onic
Serial clock cycle time	tSCYC	SCKx		4tcycp	-	4tcycp	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	tSLOVI	SCKx SOTx	Internal shift	-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	tIVSHI	SCKx SINx	clock operation	50	-	30	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	tSHIXI	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	tSLSH	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock "H" pulse width	tSHSL	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	tSLOVE	SCKx SOTx	External shift	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	tIVSHE	SCKx SINx	clock operation	10	-	10	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	tSHIXE	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns


Notes: • The above characteristics apply to CLK synchronous mode.

• t<sub>CYCP</sub> indicates the APB bus clock cycle time. Please see the block diagram to refer the APB bus number which UART is connected.

• These characteristics only guarantee the same relocate port number.

For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.

• When the external load capacitance = 30 pF.





Synchronous seriar (S				2.7V to 5.5	V, Vss = 0	)V, Ta = - 4	$0^{\circ}$ C to + 1	105°C)
Parameter	Symbol	Pin	Conditions	Vcc < 4.5V		Vcc ≥	4.5V	Unit
1 alameter	Symbol	name	Conditions	Min	Max	Min	Max	Onit
Serial clock cycle time	tSCYC	SCKx		4tcycp	-	4tcycp	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	tSHOVI	SCKx SOTx	Internal shift	-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	tIVSLI	SCKx SINx	clock operation	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	tSLIXI	SCKx SINx		0	-	0	-	ns
Serial clock "L" pulse width	tSLSH	SCKx		2tcycp - 10	-	2tcycp - 10	_	ns
Serial clock "H" pulse width	tSHSL	SCKx		tcycp + 10	-	tcycp + 10	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	tSHOVE	SCKx SOTx	External shift clock	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	tIVSLE	SCKx SINx	operation	10	-	10	-	ns
$SCK \downarrow \rightarrow SIN$ hold time	tSLIXE	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx	]	_	5	_	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns


• Synchronous serial (SPI = 0, SCINV = 1)

Notes: • The above characteristics apply to CLK synchronous mode.

• t<sub>CYCP</sub> indicates the APB bus clock cycle time. Please see the block diagram to refer the APB bus number which UART is connected.

• These characteristics only guarantee the same relocate port number. For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.

• When the external load capacitance = 30pF.





Synchronous serial(Si	1,501	i ( )	(Vcc =	2.7V to 5.5	5V, Vss = 0	V, Ta = -4	$0^{\circ}$ C to + 1	05°C)
Parameter	Symbol	Pin	Conditions	Vcc <	: 4.5V	Vcc ≥	4.5V	Unit
Falametei	Symbol	name		Min	Max	Min	Max	Unit
Serial clock cycle time	tSCYC	SCKx		4tcycp	-	4tcycp	-	ns
SCK $\uparrow \rightarrow$ SOT delay time	tSHOVI	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \downarrow setup time$	tIVSLI	SCKx SINx	Internal shift clock	50	-	30	-	ns
$SCK \downarrow \rightarrow SIN hold time$	tSLIXI	SCKx SINx	operation	0	-	0	-	ns
$SOT \rightarrow SCK \downarrow delay time$	tSOVLI	SCKx SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock "L" pulse width	tSLSH	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock "H" pulse width	tSHSL	SCKx		tcycp + 10	-	tcycp + 10	_	ns
SCK $\uparrow \rightarrow$ SOT delay time	tSHOVE	SCKx SOTx	External shift clock	-	50	-	30	ns
$SIN \rightarrow SCK \downarrow setup time$	tIVSLE	SCKx SINx	operation	10	-	10	_	ns
$SCK \downarrow \rightarrow SIN$ hold time	tSLIXE	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

• Synchronous serial(SPI = 1, SCINV = 0)


Notes: • The above characteristics apply to CLK synchronous mode.


• t<sub>CYCP</sub> indicates the APB bus clock cycle time. Please see the block diagram to refer the APB bus number which UART is connected.

• These characteristics only guarantees the same relocate port number.

For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.

• When the external load capacitance = 30 pF.





84

Synemonous seriar (Sr			(Vcc = 2	.7V to 5.5V	V, Vss = 0	V, Ta = - 40	$0^{\circ}$ C to +	105°C)
Parameter	Symbol	Pin	Conditions	Vcc <	4.5V	Vcc ≥ -	4.5V	Unit
Farameter	Symbol	name	Conditions	Min	Max	Min	Max	Unit
Serial clock cycle time	tSCYC	SCKx		4tcycp	-	4tcycp	-	ns
SCK $\downarrow \rightarrow$ SOT delay time	tSLOVI	SCKx SOTx		-30	+30	- 20	+ 20	ns
$SIN \rightarrow SCK \uparrow setup time$	tIVSHI	SCKx SINx	Internal shift clock	50	-	30	-	ns
SCK $\uparrow \rightarrow$ SIN hold time	tSHIXI	SCKx SINx	operation	0	-	0	-	ns
SOT $\rightarrow$ SCK $\uparrow$ delay time	tSOVHI	SCKx SOTx		2tcycp - 30	-	2tcycp - 30	-	ns
Serial clock "L" pulse width	tSLSH	SCKx		2tcycp - 10	-	2tcycp - 10	-	ns
Serial clock "H" pulse width	tSHSL	SCKx		tcycp + 10	-	tcycp + 10	-	ns
$SCK \downarrow \rightarrow SOT$ delay time	tSLOVE	SCKx SOTx	External shift	-	50	-	30	ns
$SIN \rightarrow SCK \uparrow setup time$	tIVSHE	SCKx SINx	clock operation	10	-	10	-	ns
$SCK \uparrow \rightarrow SIN hold time$	tSHIXE	SCKx SINx		20	-	20	-	ns
SCK fall time	tF	SCKx		-	5	-	5	ns
SCK rise time	tR	SCKx		-	5	-	5	ns

• Synchronous serial (SPI = 1, SCINV = 1)


• The above characteristics apply to CLK synchronous mode. Notes:


> • t<sub>CYCP</sub> indicates the APB bus clock cycle time. Please see the block diagram to refer the APB bus number which UART is connected.

• These characteristics only guarantee the same relocate port number.

For example, the combination of SCLKx\_0 and SOTx\_1 is not guaranteed.


• When the external load capacitance = 30 pF.





• External clock (EXT = 1) : asynchronous only

	) : usynein	(	$(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ})$						
Parameter	Symbol	Conditions	Min	Max	Unit	Remarks			
Serial clock "L" pulse width	tSLSH		tcycp + 10	-	ns				
Serial clock "H" pulse width	tSHSL	$C_L = 30 pF$	tcycp + 10	-	ns				
SCK fall time	tF	$C_L = 50 pr$	-	5	ns				
SCK rise time	tR		-	5	ns				



FUÏITSU

86

FUJITSU SEMICONDUCTOR CONFIDENTIAL


#### Downloaded from Arrow.com.

()			(Vc	c = 2.7V to $5.5V$	, Vss =	= 0V, T	$a = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin name	Conditions	Value		Unit	Remarks
Falametei	Symbol	Fill liallie	Conditions	Min	Max	Unit	Remains
		ADTG					A/D converter trigger input
		FRCKx	-	$2t_{CYCP}*^1$	-	ns	Free-run timer input clock
Input pulse width	t <sub>INH</sub>	ICxx					Input capture
	t <sub>INL</sub>	DTTIxX	-	$2t_{CYCP}*^1$	-	ns	Wave form generator
		INT00 to INT15,	_	$2t_{CYCP} + 100^{*1}$	-	ns	External interrupt
		NMIX		500* <sup>2</sup>	-	ns	NMI

#### (10) External input timing

\*1 : t<sub>CYCP</sub> indicates the APB bus clock cycle time except stop when in stop mode. Please see the block diagram to refer the APB bus number which Multi function timer is connected.


\*2 : When in stop mode, in timer mode.



Dananatan	0		$\frac{V \text{ to } 5.5 \text{V}, \text{Vss} = 0 \text{V}}{\text{Value}}$		
Parameter	Symbol	Conditions	Min	Max	– Unit
AIN pin "H" width	tAHL	-			
AIN pin "L" width	tALL	-			
BIN pin "H" width	tBHL	-			
BIN pin "L" width	tBLL	-			
BIN rise time from AIN pin "H" level	tAUBU	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "H" level	tBUAD	PC_Mode2 or PC_Mode3			
BIN fall time from AIN pin "L" level	tADBD	PC_Mode2 or PC_Mode3			
AIN rise time from BIN pin "L" level	tBDAU	PC_Mode2 or PC_Mode3		-	
AIN rise time from BIN pin "H" level	tBUAU	PC_Mode2 or PC_Mode3	2t <sub>CYCP</sub> *		ns
BIN fall time from AIN pin "H" level	tAUBD	PC_Mode2 or PC_Mode3			
AIN fall time from BIN pin "L" level	tBDAD	PC_Mode2 or PC_Mode3			
BIN rise time from AIN pin "L" level	tADBU	PC_Mode2 or PC_Mode3			
ZIN pin "H" width	tZHL	QCR:CGSC = "0"			
ZIN pin "L" width	tZLL	QCR:CGSC = "0"			
AIN/BIN rise and fall time from determined ZIN level	tZABE	QCR:CGSC = "1"			
Determined ZIN level from AIN/BIN rise and fall time	tABEZ	QCR:CGSC = "1"			


(11) Quadrature Position/Revolution Counter timing


\* : t<sub>CYCP</sub> indicates the APB bus clock cycle time except stop when in stop mode. Please see the block diagram to refer the APB bus number which QPRC is connected.




FUJITSU

88







DS706-00012-1v0-E

FUĴĨTSU

### (12) I<sup>2</sup>C timing


(1 <u>2</u> ) i o tining		(V	cc = 2.7V	7 to 5.5V	$V_{\rm SS} = 0$	V, Ta = -	40°C t	o + 105°C)
Parameter	Symbol	Conditions	litions mode		High-speed mode		Unit	Remarks
			Min	Max	Min	Max		
SCL clock frequency	fSCL		0	100	0	400	kHz	
(Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL $\downarrow$	tHDSTA		4.0	-	0.6	-	μs	
SCLclock "L" width	tLOW		4.7	-	1.3	-	μs	
SCLclock "H" width	tHIGH	$C_{L} = 30 pF,$	4.0	-	0.6	-	μs	
(Repeated) START setup time $SCL \uparrow \rightarrow SDA \downarrow$	tSUSTA		4.7	-	0.6	-	μs	
Data hold time $SCL \downarrow \rightarrow SDA \downarrow \uparrow$	tHDDAT	$R = (Vp/I_{OL})^{*1}$	0	3.45* <sup>2</sup>	0	0.9* <sup>3</sup>	μs	
Data setup time $SDA \downarrow \uparrow \rightarrow SCL \uparrow$	tSUDAT		250	-	100	-	ns	
STOP condition setup time SCL $\uparrow \rightarrow$ SDA $\uparrow$	tSUSTO		4.0	-	0.6	-	μs	
Bus free time between "STOP condition" and "START condition"	tBUF		4.7	-	1.3	-	μs	
Noise filter	tSP	-	$2 t_{CYCP}^{*4}$	-	$2 t_{CYCP}^{*4}$	-	ns	

\*1 : R and C represent the pull-up resistance and load capacitance of the SCL and SDA lines, respectively. Vp indicates the power supply voltage of the pull-up resistance and I<sub>OL</sub> indicates V<sub>OL</sub> guaranteed current.

\*2 : The maximum tHDDAT must satisfy that it doesn't extend at least "L" period (tLOW) of device's SCL signal.

\*3 : A high-speed mode I<sup>2</sup>C bus device can be used on a standard mode I<sup>2</sup>C bus system as long as the device satisfies the requirement of "tSUDAT  $\geq$  250 ns".

\*4 : t<sub>CYCP</sub> is the APB bus clock cycle time. Please see the block diagram to refer the APB bus number which I<sup>2</sup>C is connected. To use I<sup>2</sup>C, set the APB bus clock at 8 MHz or more.




FUITSU

90

#### (13) ETM timing

			(Vcc = 2.7)	'V to 5.5'	V, Vss =	= 0V, T	$a = -40^{\circ}C \text{ to } + 105^{\circ}C)$
Parameter	Symbol	Pin name	Conditions	Valu	Je	Unit	Remarks
T arameter	Oymbol	1 in name	Conditions	Min	Max	Onit	Remarks
		TRACECLK	$Vcc \ge 4.5V$	2	9		
Data hold	t <sub>ETMH</sub>	TRACECER TRACED3 - 0	Vcc < 4.5V	2	15	ns	
TRACECLK	1 /4		$Vcc \ge 4.5V$	-	40	MHz	
frequency	1/t <sub>trace</sub>		Vcc < 4.5V	-	32	MHz	
TRACECLK	TRACECLK	$Vcc \ge 4.5V$	25	-	ns		
Clock cycle time	t <sub>trace</sub>		Vcc < 4.5V	31.25	-	ns	

Note: When the external load capacitance = 30 pF.




FUĴÎTSU

#### (14) JTAG timing

$(vcc = 2.7v to 5.5v, vss = 0v, 1a = -40^{\circ}C to + 105)$									
Parameter	Symbol	Pin name	Conditions	Va	Value		Remarks		
Falametei	Symbol	Finname	Conditions	Min	Max	Unit	Remains		
TMS, TDI setup	t	TCK	$Vcc \ge 4.5V$	15	5 -				
time	t <sub>JTAGS</sub>	TMS,TDI	Vcc < 4.5V	15		ns			
TMS, TDI hold time	t <sub>JTAGH</sub>	TCK	$Vcc \ge 4.5V$	15	-	ns			
TWIS, TDI liola tille		TMS,TDI	Vcc < 4.5V						
		ТСК	$Vcc \ge 4.5V$	-	25				
TDO delay time	t <sub>JTAGD</sub>	TDO	Vcc < 4.5V	-	45	ns			

 $(Vcc = 2.7V to 5.5V, Vss = 0V, Ta = -40^{\circ}C to + 105^{\circ}C)$ 

Note: When the external load capacitance = 30 pF.





#### • 12bit A/D Converter

1. Electrical characteristics for the A/D converter(Provisional value)

		(Vcc =		/ to 5.5V, Vs	s = AVs	$ss = 0V$ , $Ta = -40^{\circ}C$ to $+105^{\circ}C$
Parameter	Pin		Value		Unit	Remarks
rarameter	name	Min	Тур	Max	Onit	Remarks
Resolution	-	-	-	12	bit	
Linearity error	-	- 4.5	-	+4.5	LSB	
Differential linearity error	-	-2.5	-	+ 2.5	LSB	
Zero transition voltage	AN0 to AN15	- 20	-	+ 20	mV	AVRH = 2.7V to $5.5V$
Full transition voltage	AN0 to AN15	- 20	-	+ 20	mV	
Conversion time	-	$1.0^{*1}$	-	-	μs	$AVcc \ge 4.5V$
Sampling time	Ts	*2	-	-	na	$AVcc \ge 4.5V$
Sampning time	15	*2	-	-	ns	AVcc < 4.5V
Compare clock cycle <sup>*3</sup>	Tcck	50	-	10000	ns	
State transition time to operation permission	Tstt	1.0	-	-	μs	
Power supply current	AVCC	-	0.57	0.72	mA	A/D 1unit operation
(analog + digital)	AVCC	-	0.06	20	μΑ	When A/D stops
Reference power supply current	AVRH	-	1.1	1.96	mA	A/D 1unit operation AVRH = 5.5V
(between AVRH to AVSS)		-	0.06	4	μΑ	When A/D stops
Analog input capacity	Cin	-	-	12.9	pF	
Analog input resistance	Rin	-	-	2 3.8	kΩ	$\frac{\text{AVcc} \ge 4.5\text{V}}{\text{AVcc} < 4.5\text{V}}$
Interchannel disparity	-	-	-	4	LSB	
Analog port input current	AN0 to AN15	-	-	5	μΑ	
Analog input voltage	AN0 to AN15	AVSS	-	AVRH	V	
Reference voltage	AVRH	AVSS	-	AVCC	V	

\*1: Conversion time is the value of sampling time (Ts) + compare time (Tc).

The condition of the minimum conversion time is when HCLK=40MHz, the value of sampling time: 300ns, the value of sampling time: 700ns (AVcc  $\geq$  4.5V).


Ensure that it satisfies the value of sampling time (Ts) and compare clock cycle (Tcck).

For setting of sampling time and compare clock cycle, see "Chapter: 12-bit A/D Converter" in "FM3 MB9Axxx / MB9Bxxx Series PERIPHERAL MANUAL".

A/D Converter register is set at APB bus clock timing. Sampling and compare clock is set at Base clock (HCLK).

\*2: A necessary sampling time changes by external impedance. Ensure that it set the sampling time to satisfy (Equation 1)

\*3: Compare time (Tc) is the value of (Equation 2)



(Equation 1) Ts  $\geq$  (Rin + Rext)  $\times$  Cin  $\times$  9

 $\begin{array}{ll} Ts & : \mbox{ Sampling time} \\ Rin & : \mbox{ input resistance of } A/D = 2k\Omega & 4.5 \leq AVCC \leq 5.5 \\ \mbox{ input resistance of } A/D = 3.8k\Omega & 2.7 \leq AVCC < 4.5 \\ Cin & : \mbox{ input capacity of } A/D = 12.9pF & 2.7 \leq AVCC \leq 5.5 \\ Rext : \mbox{ Output impedance of external circuit} \\ \end{array}$ 

(Equation 2)  $Tc = Tcck \times 14$ 

Tc : Compare time Tcck : Compare clock cycle



#### Definition of 12-bit A/D Converter Terms

•


- Resolution
   : Analog variation that is recognized by an A/D converter.

   Linearity error
   : Deviation of the line between the zero-transition point

   (0b0000000000 ←→0b0000000001) and the full-scale transition point

   (0b1111111110 ←→0b111111111) from the actual conversion

   characteristics.
- Differential linearity error : Deviation from the ideal value of the input voltage that is required to change the output code by 1 LSB.



DS706-00012-1v0-E

FUJITSU

### • USB characteristics

	$(Vcc = 2.7V \text{ to } 5.5V, USBVcc = 3.0V \text{ to } 3.6V, Vss = 0V, Ta = -40^{\circ}C \text{ to } +105^{\circ}C$								
	Parameter	Symbol	Pin	Conditions	\	/alue	l Init	Remarks	
		Cymbol	name	Conditions	Min Max		Onit	I CITICITICS	
	Input High level voltage	$V_{\mathrm{IH}}$		-	2.0	USBVcc + 0.3	V	*1	
Input	Input Low level voltage	V <sub>IL</sub>		-	Vss - 0.3	0.8	V	*1	
charact- eristics	Differential input sensitivity	V <sub>DI</sub>		-	0.2	-	V	*2	
	Different common mode input voltage	V <sub>CM</sub>		-	0.8	2.5	V	*2	
	Output High level voltage	V <sub>OH</sub>		External pull-down resistance = 15kΩ	2.8	3.6	V	*3	
Output	Output Low level voltage	V <sub>OL</sub>	UDP0, UDM0	External pull-up resistance = 1.5kΩ	0.0	0.3	v	*3	
charact-	Crossover voltage	V <sub>CRS</sub>		-	1.3	2.0	V	*4	
eristics	Rise time	t <sub>FR</sub>		Full Speed	4	20	ns	*5	
	Fall time	t <sub>FF</sub>		Full Speed	4	20	ns	*5	
	Rise/fall time matching	t <sub>FRFM</sub>		Full Speed	90	111.11	%	*5	
	Output impedance	Z <sub>DRV</sub>		Full Speed	28	44	Ω	*6	
	Rise time	t <sub>LR</sub>		Low Speed	75	300	ns	*7	
	Fall time	t <sub>LF</sub>		Low Speed	75	300	ns	*7	
	Rise/fall time matching	t <sub>LRFM</sub>		Low Speed	80	125	%	*7	


\*1 : The switching threshold voltage of Single-End-Receiver of USB I/O buffer is set as within  $V_{IL}$  (Max) = 0.8V,  $V_{IH}$  (Min) = 2.0 V (TTL input standard).

There are some hysteresis to lower noise sensitivity.

#### \*2 : Use differential-Receiver to receive USB differential data signal.


Differential-Receiver has 200 mV of differential input sensitivity when the differential data input is within 0.8 V to 2.5 V to the local ground reference level.

Above voltage range is the common mode input voltage range.




FUÏTSU

- \*3 : The output drive capability of the driver is below 0.3 V at Low-State ( $V_{OL}$ ) (to 3.6 V and 1.5 k $\Omega$  load), and 2.8 V or above (to the VSS and 1.5 k $\Omega$  load) at High-State ( $V_{OH}$ ).
- \*4 : The cross voltage of the external differential output signal (D + /D –) of USB I/O buffer is within 1.3 V to 2.0 V.




 \*5 : They indicate rise time (Trise) and fall time (Tfall) of the full-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage. For full-speed buffer, Tr/Tf ratio is regulated as within ± 10% to minimize RFI emission.




\*6 : USB Full-speed connection is performed via twist pair cable shield with  $90\Omega \pm 15\%$  characteristic impedance(Differential Mode).

USB standard defines that output impedance of USB driver must be in range from  $28\Omega$ to  $44\Omega$ . So, discrete series resistor (Rs) addition is defined in order to satisfy the above definition and keep balance. When using this USB FLS I/O, use it with  $25\Omega$  to  $30\Omega$  (recommendation value  $27\Omega$ ) series resistor Rs.




\*7 : They indicate rise time (Trise) and fall time (Tfall) of the low-speed differential data signal. They are defined by the time between 10% and 90% of the output signal voltage.




See ". Low-Speed Load (Compliance Load)" for conditions of external load.

fujitsu




### Low-Speed Load (Upstream Port Load) - Reference 1

### Low-Speed Load (Downstream Port Load) - Reference 2



#### Low-Speed Load (Compliance Load)



FUÏITSU

### • Low voltage detection characteristics

### 1. Low voltage detection reset

							$(Ta = -40^{\circ}C \text{ to } + 105^{\circ}C)$	
Doromotor	Symbol Conditions			Value		Unit	Remarks	
Parameter Sym		Conditions	Min	Тур	Max			
Detected voltage	VDL	-	2.25	2.45	2.65	V	When voltage drops	
Released voltage	VDH	-	2.30	2.50	2.70	V	When voltage rises	

### 2. Interrupt of low voltage detection

Deverseter	O. maile al			Value	;	1.1	$(Ta = -40^{\circ}C \text{ to} + 105^{\circ}C)$
Parameter	Symbol	Conditions	Min	Тур	Max	Unit	Remarks
Detected voltage	VDL	SVHI = 0000	2.58	2.8	3.02	V	When voltage drops
Released voltage	VDH	5 V HI = 0000	2.67	2.9	3.13	V	When voltage rises
Detected voltage	VDL	SVHI = 0001	2.76	3.0	3.24	V	When voltage drops
Released voltage	VDH	5 V HI = 0001	2.85	3.1	3.34	V	When voltage rises
Detected voltage	VDL	SVHI = 0010	2.94	3.2	3.45	V	When voltage drops
Released voltage	VDH	SVHI - 0010	3.04	3.3	3.56	V	When voltage rises
Detected voltage	VDL	SVIII – 0011	3.31	3.6	3.88	V	When voltage drops
Released voltage	VDH	SVHI = 0011	3.40	3.7	3.99	V	When voltage rises
Detected voltage	VDL	SVHI = 0100	3.40	3.7	3.99	V	When voltage drops
Released voltage	VDH	SVHI - 0100	3.50	3.8	4.10	V	When voltage rises
Detected voltage	VDL	SVHI = 0111	3.68	4.0	4.32	V	When voltage drops
Released voltage	VDH	SVHI – 0111	3.77	4.1	4.42	V	When voltage rises
Detected voltage	VDL	SVHI = 1000	3.77	4.1	4.42	V	When voltage drops
Released voltage	VDH	SVП – 1000	3.86	4.2	4.53	V	When voltage rises
Detected voltage	VDL	SVHI = 1001	3.86	4.2	4.53	V	When voltage drops
Released voltage	VDH	Svпі – 1001	3.96	4.3	4.64	V	When voltage rises
LVD stabilization wait time	T <sub>LVDW</sub>	-	-	-	2240 × tcycp *	μs	

\* :  $t_{CYCP}$  indicates the APB2 clock cycle time.



### • Flash Memory Write/Erase Characteristics

				(Vc	c = 2.7V tc	5.5V, Ta = - 40°C to + 105°C)
Parameter			Value		Value	Remarks
		Min	Тур	Max	value	Remarks
Sector erase time	Large Sector		0.7	3.7	s	Includes write time prior to
Sector crase time	Small Sector	-	0.3	1.1	5	internal erase
Half word (16 bit)		-	12	384	μs	Not including system-level
write time					F1~	overhead time.
Chip	64K/128K/256KByte		5.2	23.6	S	Includes write time prior to
erase time	384K/512KByte	-	8	38.4	S	internal erase

Erase/write cycles and data hold time (targeted value)

Erase/write cycles (cycle)	Data hold time (year)	Remarks
1,000	20*	
10,000	10*	
100,000	5*	

\*: This value comes from the quality and reliability test (using Arrhenius equation to translate high temperature stress test result into normalized value at + 85°C).


DS706-00012-1v0-E

FUJITSU

### ORDERING INFORMATION

Part number	Package
MB9AF311LPMC1	Direction LOED(0.5 mm witch) (4 min
MB9AF312LPMC1	Plastic • LQFP(0.5mm pitch),64-pin (FPT-64P-M24/M38)
MB9AF314LPMC1	(11104114124/1430)
MB9AF311LPMC	
MB9AF312LPMC	Plastic • LQFP(0.65mm pitch),64-pin (FPT-64P-M23/M39)
MB9AF314LPMC	(111-041-14125/14157)
MB9AF311MPMC	
MB9AF312MPMC	$\mathbf{D}$
MB9AF314MPMC	Plastic • LQFP(0.5mm pitch),80-pin (FPT-80P-M21/M37)
MB9AF315MPMC	(111-001-10121/10197)
MB9AF316MPMC	
MB9AF311NPMC	
MB9AF312NPMC	Direction I OFD(0 Same ritch) 100 rig
MB9AF314NPMC	Plastic • LQFP(0.5mm pitch),100-pin (FPT-100P-M20/M23)
MB9AF315NPMC	
MB9AF316NPMC	
MB9AF311NPF	
MB9AF312NPF	$\mathbf{D}$ (action $\mathbf{O}$ $\mathbf{E}$ $\mathbf{D}$ ( $\mathbf{O}$ (for an article) 100 min
MB9AF314NPF	Plastic • QFP(0.65mm pitch), 100-pin (FPT-100P-M06)
MB9AF315NPF	(111-1001-1000)
MB9AF316NPF	
MB9AF311NBGL	Direction + DEDCA(0.9mm ritch) 112 rit
MB9AF312NBGL	Plastic • PFBGA(0.8mm pitch),112-pin (BGA-112P-M04)
MB9AF314NBGL	

### ■ PACKAGE DIMENSIONS




© 2005 -2010 FUJITSU SEMICONDUCTOR LIMITED F100031S-c-3-5

Dimensions in mm (inches). Note: The values in parentheses are reference values

Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


FUJITSU


100-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	14.00 mm × 14.00 mm
	Lead shape	Gullwing
	Lead bend direction	Normal bend
	Sealing method	Plastic mold
and the second	Mounting height	1.70 mm MAX
(FPT-100P-M23)	Weight	0.65 g



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


FUĴĨTSU


80-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	12 mm × 12 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm Max
	Weight	0.47 g
(FPT-80P-M21)	Code (Reference)	P-LFQFP80-12×12-0.50



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUĴÎTSU






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


FUĴĨTSU


64-pin plastic LQFP	Lead pitch	0.50 mm
	Package width × package length	10.0 × 10.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.32 g
(FPT-64P-M24)	Code (Reference)	P-LFQFP64-10×10-0.50



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUÏITSU






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


FUJITSU


64-pin plastic LQFP	Lead pitch	0.65 mm
	Package width × package length	12.0 × 12.0 mm
	Lead shape	Gullwing
	Sealing method	Plastic mold
	Mounting height	1.70 mm MAX
	Weight	0.47 g
(FPT-64P-M23)	Code (Reference)	P-LQFP64-12×12-0.65



Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


FUĴĨTSU






Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/

FUJITSU





FUITSU

Please check the latest package dimension at the following URL. http://edevice.fujitsu.com/package/en-search/


FUJITSU SEMICONDUCTOR CONFIDENTIAL


### ■ MAJOR CHANGES IN THIS EDITION

A change on a page is indicated by a vertical line drawn on the left side of that page.

Page	Section	Change Results	
65,66	<ul> <li>ELECTRICAL CHARACTERISTICS</li> <li>DC Characteristics</li> <li>1. Current rating</li> </ul>	Power supply current value was changed. (with "TBD" was changed to the fixed value.)	
67	2. Pin Characteristics	Pull-up resistance " $R_{PU}$ " value was changed. (with "TBD" was changed to the fixed value.)	
69	<ul> <li>AC Characteristics</li> <li>(3) Built-in CR Oscillation Characteristics</li> </ul>	Built-in high-speed CR " $F_{CRH}$ " value was changed. (with "TBD" was changed to the fixed value.)	
70	(4-1/4-2) Operating Conditions of Main PLL	The description of title was changed.	
93	• 12bit A/D Converter	State transition time to operation permission "Tstt" value was changed. (Min Value 2.5us $\rightarrow$ 1.0us)	
		Power supply current "AVCC, AVRH" value was changed. (with "TBD" was changed to the fixed value.)	
101	• Flash Memory Write/Erase Characteristics	Sector/Chip erase time was changed.	

FUĴITSU





### **FUJITSU SEMICONDUCTOR LIMITED**

Nomura Fudosan Shin-yokohama Bldg. 10-23, Shin-yokohama 2-Chome, Kohoku-ku Yokohama Kanagawa 222-0033, Japan Tel: +81-45-415-5858 *http://jp.fujitsu.com/fsl/en/* 

For further information please contact:

#### North and South America

FUJITSU SEMICONDUCTOR AMERICA, INC. 1250 E. Arques Avenue, M/S 333 Sunnyvale, CA 94085-5401, U.S.A. Tel: +1-408-737-5600 Fax: +1-408-737-5999 *http://us.fujitsu.com/micro/* 

#### Europe

FUJITSU SEMICONDUCTOR EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/semiconductor/

#### Korea

FUJITSU SEMICONDUCTOR KOREA LTD. 902 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fsk/

#### **Asia Pacific**

FUJITSU SEMICONDUCTOR ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel : +65-6281-0770 Fax : +65-6281-0220 http://sg.fujitsu.com/semiconductor/

FUJITSU SEMICONDUCTOR SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel : +86-21-6146-3688 Fax : +86-21-6335-1605 http://cn.fujitsu.com/fss/

FUJITSU SEMICONDUCTOR PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel : +852-2377-0226 Fax : +852-2376-3269 http://cn.fujitsu.com/fsp/

Specifications are subject to change without notice. For further information please contact each office.

#### All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU SEMICONDUCTOR device; FUJITSU SEMICONDUCTOR does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU SEMICONDUCTOR assumes no liability for any damages whatsoever arising out of the use of the information. Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU SEMICONDUCTOR or any third party or does FUJITSU SEMICONDUCTOR warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU SEMICONDUCTOR assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU SEMICONDUCTOR will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws. The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department