# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## **ABSOLUTE MAXIMUM RATINGS**

V <sub>CC</sub> to GND0.5V to +4.0V	IEC 61000-4-2 (RD = 330Ω, CS = 150pF)
Any Ground to Any Ground0.5V to +0.5V	Contact Discharge
SDI+, SDI-, SDO+, SDO- to GND0.5V to +4.0V	(SDI+, SDI-, SDO+, SDO-) to GND±8kV
SDO+, SDO- Short Circuit to GND or V <sub>CCLVDS</sub> Continuous	Air Discharge
DIN[0:15], GPIO[0:9], PCLK_IN, HSYNC_IN, VSYNC_IN,	(SDI+, SDI-, SDO+, SDO-) to GND±20kV
SCL/TX, SDA/RX, REM to GND0.5V to (V <sub>CCIO</sub> + 0.5V)	ISO 10605 (RD = $2k\Omega$ , CS = 330pF)
DOUT[0:15], PCLK_OUT, CCEN, HSYNC_OUT,	Contact Discharge
VSYNC_OUT, RX, LOCK, TX, PD,	(SDI+, SDI-, SDO+, SDO-) to GND±10kV
ERROR to GND0.5V to (V <sub>CCOUT</sub> + 0.5V)	Air Discharge
Continuous Power Dissipation (TA = +70°C)	(SDI+, SDI-, SDO+, SDO-) to GND±30kV
40-Lead TQFN	Machine Model (RD = $0\Omega$ , CS = 200pF)
Multilayer PCB (derate 35.7mW/°C above +70°C)2857mW	All Pins to GND ±200V
48-Lead LQFP	Storage Temperature Range65°C to +150°C
Multilayer PCB (derate 21.7mW/°C above +70°C)1739mW	Junction Temperature+150°C
ESD Protection	Lead Temperature (soldering, 10s)+300°C
Human Body Model (RD = $1.5k\Omega$ , CS = $100pF$ )	Soldering Temperature (reflow)+260°C
All Pins to GND±3kV	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## PACKAGE THERMAL CHARACTERISTICS (Note 1)

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ )	Junction-to-Case Thermal Resistance ( $\theta_{JC}$ )
40-Pin TQFN	40-Pin TQFN 1.7°C/W
48-Pin LQFP	48-Pin LQFP 10°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a fourlayer board. For detailed information on package thermal considerations, refer to <u>www.maxim-ic.com/thermal-tutorial</u>.

## MAX9257A DC ELECTRICAL CHARACTERISTICS

 $(V_{CC_{=}} + 3.0V \text{ to } + 3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_{L} = 50\Omega \pm 1\%, T_{A} = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted}.$  Typical values are at  $V_{CC_{=}} = +3.3V$ ,  $T_{A} = +25^{\circ}\text{C}.$ ) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS
SINGLE-ENDED INPUTS						
High-Level Input Voltage		$V_{CCIO} = +1.71V$ to +3V	0.65 x V <sub>CCIO</sub>		V <sub>CCIO</sub> + 0.3	
	VIH	$V_{CCIO} = +3V$ to $+3.6V$	2		V <sub>CCIO</sub> + 0.3	V
		REM input	2		V <sub>CC</sub> + 0.3	
Low-Level Input Voltage		$V_{CCIO} = +1.71V \text{ to } +3V$	0		0.3 x V <sub>CCIO</sub>	
	VIL	$V_{CCIO} = +3V$ to $+3.6V$	0		0.8	V
		REM input	0		0.8	

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## MAX9257A DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_L = 50\Omega \pm 1\%, T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Notes 2, 3)

PARAMETER	SYMBOL	CC	ONDITIONS	MIN	TYP	MAX	UNITS
Innut Ourrent	1	$V_{IN} = 0$ to $V_{CCIO}$		-20		+20	
Input Current	I <sub>IN</sub>	$V_{IN} = 0$ to $V_{CC}$ , R	EM input	-20		+20	μA
Input Clamp Voltage	V <sub>CL</sub>	I <sub>CL</sub> = -18mA				-1.5	V
SINGLE-ENDED OUTPUTS							
Llick Louis Output Valtage	V	I <sub>OH</sub> = -100μA		V <sub>CCIO</sub> - 0.1			
High-Level Output Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -2mA		V <sub>CCIO</sub> - 0.35			
	N/	$I_{OL} = 100 \mu A$				0.1	V
Low-Level Output Voltage	V <sub>OL</sub>	$I_{OL} = 2mA$				0.3	
		Shorted to GND	$V_{CCIO} = +1.71V \text{ to } +3V$	-40		-4	
Output Short Circuit Current		Shorled to GND	$V_{CCIO} = +3V$ to $+3.6V$	-50		-10	
Output Short-Circuit Current	I <sub>OS</sub>	Shorted to V <sub>CCIO</sub>	$V_{CCIO} = +1.71V \text{ to } +3V$	4		40	mA
		Shorled to vCCIO	$V_{CCIO} = +3V$ to $+3.6V$	10		50	
I <sup>2</sup> C/UART I/O							
Input Leakage Current	I <sub>ILKG</sub>	$V_{I} = V_{CCIO}$		-1		+1	μA
High-Level Input Voltage SDA/RX	V <sub>IH2</sub>			0.7 x V <sub>CCIO</sub>			V
Low-Level Input Voltage SDA/RX	V <sub>IL2</sub>					0.3 x V <sub>CCIO</sub>	V
Low-Level Output Voltage SCL, SDA	V <sub>OL2</sub>	$R_{PULLUP} = 1.6k\Omega$	to V <sub>CCIO</sub>			0.4	V
LVDS OUTPUTS (SDO+, SDO-)							
Differential Output Voltage	V <sub>OD</sub>			250	350	460	mV
Change in VOD Between Complementary Output States	$\Delta V_{OD}$	Preemphasis off				25	mV
Common-Mode Voltage	V <sub>OS</sub>	(Figure 1)		1.050	1.25	1.375	V
Change in V <sub>OS</sub> Between Complementary Output States	$\Delta V_{OS}$					30	mV
Output Short-Circuit Current	I <sub>OS</sub>	$V_{SDO+}$ or $V_{SDO-} = 0$ or 3.6V		-15		+15	mA
Magnitude of Differential Output Short-Circuit Current	I <sub>OSD</sub>	$V_{OD} = 0V$				15	mA
CONTROL CHANNEL TRANSCE	VER	1		<u> </u>			1
Differential Output Voltage	V <sub>OD</sub>			250	350	460	mV
Input Hysteresis	VHYST+	Differential low-to-	-high threshold	25	90	165	
(Figure 2)	V <sub>HYST-</sub>	Differential high-to-low threshold		-25	-90	-165	- mV



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## MAX9257A DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_L = 50\Omega \pm 1\%, T_A = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{CC} = +3.3V, T_A = +25^{\circ}\text{C}.)$  (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	МАХ	UNITS
POWER SUPPLY		·				
		±2% spread, preemphasis off, PRATE = 60MHz, SRATE = 840Mbps		102	138	
		No spread, preemphasis off, PRATE = 60MHz, SRATE = 840Mbps		101	130	
		No spread, preemphasis = 20%, PRATE = 60MHz, SRATE = 840Mbps		102	135	
		No spread, preemphasis = 60%, PRATE = 60MHz, SRATE = 840Mbps		111	137	
		No spread, preemphasis = 100%, PRATE = 60MHz, SRATE = 840Mbps		113	139	
		±2% spread, preemphasis off, PRATE = 28.57MHz, SRATE = 400Mbps		80	104	
		No spread, preemphasis off, PRATE = 28.57MHz, SRATE = 400Mbps		79	100	
		No spread, preemphasis = 100%, PRATE = 28.57MHz, SRATE = 400Mbps		88	111	
Vorst-Case Supply Current Figure 3) C <sub>1</sub> = 8pF, 12 bits	ICCW	±2% spread, preemphasis off, PRATE = 14.29MHz, SRATE = 200Mbps		56	74	mA
		No spread, preemphasis off, PRATE = 14.29MHz, SRATE = 200Mbps		55	72	
		No spread, preemphasis = 100%, PRATE = 14.29MHz, SRATE = 200Mbps		61	78	
		±2% spread, preemphasis off, PRATE = 7.14MHz, SRATE = 100Mbps		45	59	
		No spread, preemphasis off, PRATE = 7.14MHz, SRATE = 100Mbps		44	57	1
		No spread, preemphasis = 100%, PRATE = 7.14MHz, SRATE = 100Mbps		47	61	
		±2% spread, preemphasis off, PRATE = 5MHz, SRATE = 70Mbps		34	45	
		No spread, preemphasis off, PRATE = 5MHz, SRATE = 70Mbps		34	44	
		No spread, preemphasis = 100%, PRATE = 5MHz, SRATE = 70Mbps		36	47	
Gleep Mode Supply Current	I <sub>CCS</sub>	Sleep mode			92	μA



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## MAX9257A AC ELECTRICAL CHARACTERISTICS

 $(V_{CC\_} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_L = 50\Omega \pm 1\%, T_A = -40^{\circ}C \text{ to } +105^{\circ}C, \text{ unless otherwise noted. Typical values are at } V_{CC\_} = +3.3V, T_A = +25^{\circ}C.) \text{ (Notes 5, 9)}$ 

PARAMETER	SYMBOL	CONDI	TIONS	MIN	ТҮР	MAX	UNITS	
PCLK_IN TIMING REQUIREMEN	гs	1						
Clock Period	t <sub>T</sub>			14.28		200.00	ns	
Clock Frequency	f <sub>CLK</sub>	1/t <sub>T</sub>		5		70	MHz	
Clock Duty Cycle	DC	t <sub>HIGH</sub> /t <sub>T</sub> or t <sub>LOW</sub> /t <sub>T</sub>		35	50	65	%	
Clock Transition Time	t <sub>R</sub> , t <sub>F</sub>	(Figure 7)				4	ns	
SWITCHING CHARACTERISTICS	6	1						
LVDS Output Rise Time	t <sub>R</sub>	20% to 80% (Figure 4)			315	370	ps	
LVDS Output Fall Time	t <sub>F</sub>	20% to 80% (Figure 4)		315	370	ps		
	t <sub>R1A</sub> , t <sub>F1A</sub>			642	970	1390		
Control Transceiver Transition Time	t <sub>R2</sub> , t <sub>F2</sub>	20% to 80% (Figure 16	5)	810	1140	1420	ps	
Time	t <sub>R1B</sub> , t <sub>F1B</sub>			290	386	490		
Input Setup Time	ts	(Figure 5)		0			ns	
Input Hold Time	t <sub>H</sub>	(Figure 5)		3			ns	
	t <sub>PSD1</sub>	Spread off (Figure 6)			(4	1.55 x t <sub>T)</sub>		
Parallel-to-Serial Delay	4301					+ 11	ns	
	t <sub>PSD2</sub>	±4% spread	±4% spread		(3	6.55 x t <sub>T)</sub>		
	4F3D2					+ 11		
PLL Lock Time	t <sub>LOCK</sub>	Combined FPLL and SPLL; PCLK_IN stable				32,768 x t <sub>T</sub>	ns	
Random Jitter	t <sub>RJ</sub>	420MHz LVDS output, FPLL = bypassed	spread off,			12	ps (RMS)	
Deterministic Jitter	t <sub>DJ</sub>	2 <sup>18</sup> - 1 PRBS, SRATE = no spread	= 840Mbps, 18 bits,			142	ps (P-P)	
SCL/TX, SDA/RX								
Diag Time	+	0.3 x V <sub>CCIO</sub> to 0.7 x	$R_{PULLUP} = 10k\Omega$			400		
Rise Time	t <sub>RS</sub>	$V_{CCIO}, C_L = 30 pF$	$R_{PULLUP} = 1.6k\Omega$			60	ns	
Fall Time	t <sub>FS</sub>	0.7 x V <sub>CCIO</sub> to 0.3 x V <sub>C</sub>	$C_{CIO}, C_{L} = 30 pF$			40	ns	
		95kbps to 400kbps		100				
Pulse Width of Spike Suppressed		400kbps to 1000kbps		50				
in SDA	t <sub>SPK</sub>	1000kbps to 4250kbps	3	10			ns	
		DC to 10Mbps (bypass mode)		10				
		400kbps		100				
Data Setup Time	<sup>t</sup> SETUP	4.25Mbps, $C_{L} = 10pF$		60			ns	
Data Hald Time		400kbps		100				
Data Hold Time	thold	4.25Mbps, C <sub>1</sub> = 10pF		0			ns	



\_ Maxim Integrated Products 5

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## MAX9257A AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC_{=}} + 3.0V \text{ to } + 3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_{L} = 50\Omega \pm 1\%, T_{A} = -40^{\circ}C \text{ to } +105^{\circ}C$ , unless otherwise noted. Typical values are at  $V_{CC_{=}} = +3.3V$ ,  $T_{A} = +25^{\circ}C$ .) (Notes 5, 9)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
I <sup>2</sup> C TIMING (Note 8)						
Maximum SCL Clock Frequency	fscl			4.25		MHz
Minimum SCL Clock Frequency	fSCL			95		kHz
Start Condition Hold Time	t <sub>HD:STA</sub>	(Figure 30)	0.6			μs
Low Period of SCL Clock	tLOW	(Figure 30)	1.1			μs
High Period of SCL Clock	t <sub>HIGH</sub>	(Figure 30)	0.6			μs
Repeated START Condition Setup Time	<sup>t</sup> SU:STA	(Figure 30)	0.5			μs
Data Hold Time	t <sub>HD:DAT</sub>	(Figure 30)	0		0.9	μs
Data Setup Time	tsu:dat	(Figure 30)	100			ns
Setup Time for STOP Condition	t <sub>SU:STO</sub>	(Figure 30)	0.5			μs
Bus Free Time	t <sub>BUF</sub>	(Figure 30)	1.1			μs

## MAX9258A DC ELECTRICAL CHARACTERISTICS

 $(V_{CC_{-}} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_{L} = 50\Omega \pm 1\%$ , differential input voltage  $|V_{ID}| = 0.05V \text{ to } 1.2V$ , input common-mode voltage  $V_{CM} = |V_{ID}/2|$  to  $V_{CC} - |V_{ID}/2|$ ,  $T_{A} = -40^{\circ}$ C to  $+105^{\circ}$ C, unless otherwise noted. Typical values are at  $V_{CC_{-}} = +3.3V$ ,  $|V_{ID}| = 0.2V$ ,  $V_{CM} = 1.2V$ ,  $T_{A} = +25^{\circ}$ C) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS		
SINGLE-ENDED INPUTS									
High-Level Input Voltage		$V_{CCOUT} = +1.71V \text{ to } +3V$	$V_{COUT} = \pm 1 (1V t_{O} \pm 3V)$		0.65 x V <sub>CCOUT</sub>		V <sub>CCOUT</sub> + 0.3	V	
	VIH	$V_{CCOUT} = +3V$ to $+3.6V$		2.0		V <sub>CCOUT</sub> + 0.3	V		
Low-Level Input Voltage	VIL	$V_{CCOUT} = +1.71V$ to $+3V$			0		0.3 x V <sub>CCOUT</sub>	V	
		$V_{CCOUT} = +3V$ to $+3.6V$		0		0.8			
lagut Current		V Oto V		TXIN	-60		+60	^	
Input Current	IIN	$V_{IN} = 0$ to $V_{CCOUT}$	PD	-20		+20	μA		
Input Clamp Voltage	V <sub>CL</sub>	I <sub>CL</sub> = -18mA					-1.5	V	

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## MAX9258A DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_L = 50\Omega \pm 1\%$ , differential input voltage  $|V_{ID}| = 0.05V \text{ to } 1.2V$ , input common-mode voltage  $V_{CM} = |V_{ID}/2|$  to  $V_{CC} - |V_{ID}/2|$ ,  $T_A = -40^{\circ}$ C to  $+105^{\circ}$ C, unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $|V_{ID}| = 0.2V$ ,  $V_{CM} = 1.2V$ ,  $T_A = +25^{\circ}$ C) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
SINGLE-ENDED OUTPUTS							
High-Level Output Voltage		I <sub>OH</sub> = -100µ	I <sub>OH</sub> = -100μA				v
nigh-Level Output voltage	V <sub>OH</sub>	$V_{OH}$ $I_{OH} = -2mA$ $V$		V <sub>CCOUT</sub> -0.35			V
		$I_{OL} = 100 \mu A$	ł			0.1	V
Low-Level Output Voltage	V <sub>OL</sub>	$I_{OL} = 2mA$				0.3	v
High-Impedance Output Current	I <sub>OZ</sub>	$\overline{PD} = Iow, V_0$	$O = 0$ to $V_{CCOUT}$	-1		+1	μA
		$V_{\rm O} = 0V$	$V_{CCOUT} = +1.71V \text{ to } +3V$	-4		-44	
Output Chart Circuit Current		(Note 4)	$V_{CCOUT} = +3V \text{ to } +3.6V$	-16		-65	
Output Short-Circuit Current	IOS	PCLK_OUT,	$V_{CCOUT} = +1.71V \text{ to } +3.6V$	-5		-55.1	mA
		$V_{O} = 0V$	$V_{CCOUT} = +3V \text{ to } +3.6V$	-22		-80	
OPEN-DRAIN OUTPUTS							
	, v	V <sub>CCOUT</sub> = +	-3V, I <sub>OL</sub> = 6.4mA			0.55	V
Output Low Voltage	V <sub>OL</sub>	V <sub>CCOUT</sub> = +	-1.71V, I <sub>OL</sub> = 1.95mA			0.3	v
Leakage Current	ILEAK	$V_{\rm O} = 0V \text{ or } V$	Vccout			1	μA
LVDS INPUTS (SDI+, SDI-)							
Differential Input High Threshold	V <sub>TH</sub>					50	mV
Differential Input Low Threshold	V <sub>TL</sub>			-50			mV
Input Current	I <sub>IN+</sub> , I <sub>IN-</sub>			-60		+60	μA
Power-Off Input Current	IINO+, IINO-	$V_{CC} = 0 \text{ or}$	open	-70		+70	μA
		ACTOFFSE	T = 00		23		
Activity Detector Input Offect		ACTOFFSE	T = 01		11		
Activity-Detector Input Offset	VOFFSET	ACTOFFSE	T = 10		59		mV
		ACTOFFSET = 11			75		
CONTROL CHANNEL TRANSCE	IVER						
Differential Output Voltage	V <sub>OD</sub>			250		460	mV
Input Hysteresis	V <sub>HYST+</sub>	Differential le	ow-to-high threshold	25	90	165	
(Figure 2)	V <sub>HYST-</sub>	Differential h	nigh-to-low threshold	-25	-90	-165	mV

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## MAX9258A DC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC_{-}} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_{L} = 50\Omega \pm 1\%$ , differential input voltage  $|V_{ID}| = 0.05V \text{ to } 1.2V$ , input common-mode voltage  $V_{CM} = |V_{ID}/2|$  to  $V_{CC} - |V_{ID}/2|$ ,  $T_{A} = -40^{\circ}$ C to  $+105^{\circ}$ C, unless otherwise noted. Typical values are at  $V_{CC_{-}} = +3.3V$ ,  $|V_{ID}| = 0.2V$ ,  $V_{CM} = 1.2V$ ,  $T_{A} = +25^{\circ}$ C) (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
POWER SUPPLY						
Worst-Case Supply Current		±4% spread, PRATE = 60MHz, SRATE = 840Mbps		95	135	
		Spread off, PRATE = 60MHz, SRATE = 840Mbps		80	120	
		±4% spread, PRATE = 28.57MHz, SRATE = 400Mbps		67	102	
	1	Spread off, PRATE = 28.57MHz, SRATE = 400Mbps		57	84	mA
C <sub>L</sub> = 8pF, 12 bits (Figure 8)	ICCM	±4% spread, PRATE = 14.29MHz, SRATE = 200Mbps		55	82	IIIA
		Spread off, PRATE = 14.29MHz, SRATE = 200Mbps		46	67	
		±4% spread, PRATE = 5MHz, SRATE = 70Mbps		42	57	
		Spread off, PRATE = 5MHz, SRATE = 70Mbps		34	49	
Power-Down Supply Current	I <sub>CCZ</sub>	PD = low		10	50	μA

## MAX9258A AC ELECTRICAL CHARACTERISTICS

 $(V_{CC_{-}} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_{L} = 50\Omega \pm 1\%, C_{L} = 8p\text{F}, \text{ differential input voltage } |V_{ID}| = 0.1V \text{ to } 1.2V, \text{ input common-mode voltage } V_{CM} = |V_{ID}/2| \text{ to } V_{CC} - |VID/2|, T_{A} = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}, \text{ unless otherwise noted}. Typical values are at } V_{CC_{-}} = +3.3V, |V_{ID}| = 0.2V, V_{CM} = 1.2V, T_{A} = +25^{\circ}\text{C}) \text{ (Notes 5, 6 and 7)}$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
SWITCHING CHARACTERISTICS	;					
Output Transition Time	t <sub>R,</sub> t <sub>F</sub>	(Figure 9)	0.7		2.2	ns
Output Transition Time, PCLK_OUT	t <sub>R,</sub> t <sub>F</sub>	(Figure 9)	0.5		1.5	ns
Output Transition Time	t <sub>R,</sub> t <sub>F</sub>	V <sub>CCOUT</sub> = 1.71V (Figure 9)	1.0		2.8	ns
Output Transition Time, PCLK_OUT	t <sub>R,</sub> t <sub>F</sub>	V <sub>CCOUT</sub> = 1.71V (Figure 9)	0.7		2.2	ns
Control Channel Transition Time	<sup>t</sup> R1A, <sup>t</sup> F1A, <sup>t</sup> R1B, <sup>t</sup> F1B	(Figure 16)	0.5		1.2	ns
Control Channel Transition Time	t <sub>R2,</sub> t <sub>F2</sub>	(Figure 16)	0.6		1.3	ns
PCLK_OUT High Time	thigh	(Figure 10)	0.4 x t <sub>T</sub>	С	.6 x t <sub>T</sub>	ns
PCLK_OUT Low Time	t <sub>LOW</sub>	(Figure 10)	0.4 x t <sub>T</sub>	0	.6 x t <sub>T</sub>	ns



Maxim Integrated Products 8

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## MAX9258A AC ELECTRICAL CHARACTERISTICS (continued)

 $(V_{CC} = +3.0V \text{ to } +3.6V, V_{CCIO} = +1.71V \text{ to } +3.6V, R_L = 50\Omega \pm 1\%, C_L = 8pF$ , differential input voltage  $|V_{ID}| = 0.1V \text{ to } 1.2V$ , input common-mode voltage  $V_{CM} = |V_{ID}/2|$  to  $V_{CC}$  - |VID/2|,  $T_A = -40^{\circ}C$  to +105°C, unless otherwise noted. Typical values are at  $V_{CC} = +3.3V$ ,  $|V_{ID}| = 0.2V$ ,  $V_{CM} = 1.2V$ ,  $T_A = +25^{\circ}C$ ) (Notes 5, 6 and 7)

PARAMETER	SYMBOL	CONDITIONS		MIN	ТҮР	MAX	UNITS
Data Valid Before PCLK_OUT	t <sub>DVB</sub>	(Figure 11)		0.35 x t <sub>T</sub>			ns
Data Valid After PCLK_OUT	t <sub>DVA</sub>	(Figure 11)	(Figure 11)				ns
Serial-to-Parallel Delay	t <sub>SPD1</sub> Spread off (Figure 14)		PD1 Spread off (Figure 14)				
Senai-to-raraller Delay	t <sub>SPD2</sub>	±4% spread				40t <sub>T</sub>	ns
Power-Up Delay	tpud	(Figure 12)				100	ns
Power-Down to High Impedance	t <sub>PDD</sub>	(Figure 13)				100	ns
Jitter Tolerance	t <sub>JT</sub>	Each half of the UI, 12 bit, SRATE = 840Mbps, PRBS pattern (Figure 15)	No spread	0.25	0.30		UI

Note 2: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except V<sub>TH</sub> and V<sub>TL</sub>.

**Note 3:** Maximum and minimum limits over temperature are guaranteed by design and characterization. Devices are production tested at  $T_A = +105^{\circ}C$ .

Note 4: One output at a time.

Note 5: AC parameters are guaranteed by design and characterization, and are not production tested.

Note 6: C<sub>L</sub> includes probe and test jig capacitance.


**Note 7:** t<sub>T</sub> is the period of the PCLK\_OUT.

Note 8: For high-speed mode timing, see the Detailed Description section.

Note 9:  $I^2C$  timing parameters are specified for fast-mode  $I^2C$ . Max data rate = 400kbps.


## **Typical Operating Characteristics**

(V<sub>CC</sub> = +3.3V,  $R_L$  = 500,  $C_L$  = 8pF,  $T_A$  = +25°C, unless otherwise noted.)




# MAX9257A/MAX9258A Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## **Typical Operating Characteristics (continued)**



## Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## **Pin Configuration**



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## **MAX9257A Pin Description**

Р	IN		
TQFN	LQFP	NAME	FUNCTION
1, 18	2, 21	VCCIO	Single-Ended Input/Output Buffer Supply Voltage. Bypass $V_{CCIO}$ to GND with 0.1µF and 0.001µF capacitors in parallel as close as possible to the device with the smallest value capacitor closest to $V_{CCIO}$ .
2, 11, 19, 34	3, 14, 22, 41	GND	Digital Supply Ground
3–8	4–9	DIN[9:14]/ GPIO[1:6]	Data Input/General Purpose Input/Output. When a serial-data word is less than 18 bits word length, DIN_ not programmed as data inputs becomes GPIO (Table 22). DIN[9:14] are internally pulled down to ground.
9	10	GNDFPLL	Filter PLL Ground
10	11	V <sub>CCFPLL</sub>	Filter PLL Supply Voltage. Bypass $V_{CCFPLL}$ to GNDFPLL with 0.1µF and 0.001µF capacitors in parallel as close as possible to the device with the smallest value capacitor closest to $V_{CCFPLL}$ .
12	15	DIN15/GPIO7	Data Input/General Purpose Input/Output. When a serial-data word is less than 18 bits word length, DIN_ not programmed as data input becomes GPIO (Table 22). DIN15 is internally pulled down to ground.
13	16	HSYNC_IN	Horizontal SYNC Input. HSYNC_IN is internally pulled down to ground.
14	17	VSYNC_IN	Vertical SYNC Input. VSYNC_IN is internally pulled down to ground.
15	18	PCLK_IN	Parallel Clock Input. PCLK_IN latches data and sync inputs and provides the PLL reference clock. PCLK_IN is internally pulled down to ground.
16	19 SCL/TX		Open-Drain Control Channel Output. SCL/TX becomes SCL output when UART-to-I <sup>2</sup> C is active. SCL/TX becomes TX output when UART-to-I <sup>2</sup> C is bypassed. Externally pull up to $V_{CC}$ .
17	20	SDA/RX	Open-Drain Control Channel Input/Output. SDA/RX becomes bidirectional SDA when UART-to- $1^{2}$ C is active. SDA/RX becomes RX input when UART-to- $1^{2}$ C is bypassed. SDA output requires a pullup to V <sub>CC</sub> .
20, 33	23, 40	V <sub>CC</sub>	Digital Supply Voltage. Bypass $V_{CC}$ to ground with $0.1\mu$ F and $0.001\mu$ F capacitors in parallel as close as possible to the device with the smallest value capacitor closest to $V_{CC}$ .
21	26	GPIO8	General Purpose Input/Output
22	27	GPIO9	General Purpose Input/Output
23	28	V <sub>CCSPLL</sub>	Spread PLL Supply Voltage. Bypass V <sub>CCSPLL</sub> to GNDSPLL with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors in parallel as close as possible to the device with the smallest value capacitor closest to V <sub>CCSPLL</sub> .
24	29	GNDSPLL	SPLL Ground
25	30	GNDLVDS	LVDS Ground
26	31	SDO-	Serial LVDS Inverting Output
27	32	SDO+	Serial LVDS Noninverting Output
28	33	V <sub>CCLVDS</sub>	LVDS Supply Voltage. Bypass V <sub>CCLVDS</sub> to GNDLVDS with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors in parallel as close as possible to the device with the smallest value capacitor closest to V <sub>CCLVDS</sub> .

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## **MAX9257A Pin Description (continued)**

PI	IN	NAME	FUNCTION
TQFN	LQFP	INAIVIE	FUNCTION
29	34	REM	Remote Power-Up/Power-Down Select Input. Connect REM to ground for power-up to follow $V_{CC}$ . Connect REM high to $V_{CC}$ through $10k\Omega$ resistor for remote power-up. REM is internally pulled down to GND.
30, 31, 32, 35–39	35, 38, 39, 42–46	DIN[0:7]	Data Inputs. DIN[0:7] are internally pulled down to ground.
40	47	DIN8/GPIO0	Data Input/General Purpose Input/Output. When a serial-data word is less than 18 bits word length, DIN_ not programmed as data input becomes GPIO (Table 22). DIN8 is internally pulled down to ground.
_	1, 12, 13 24, 25, 36, 37, 48	N.C.	No Connection. Not internally connected.
		EP	Exposed Pad for TQFN Package Only. Connect EP to ground.

## **MAX9258A Pin Description**

PIN	NAME	FUNCTION
1, 12, 13, 24, 25, 36, 37	N.C.	No Connection. Not internally connected.
2	V <sub>CC</sub>	Digital Supply Voltage. Bypass V <sub>CC</sub> to GND with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors in parallel as close as possible to the device with the smallest value capacitor closest to V <sub>CC</sub> .
3, 14	GND	Digital Supply Ground
4	PD	LVCMOS/LVTTL Power-Down Input. Drive PD high to power up the device and enable all outputs. Drive PD low to put all outputs in high impedance and reduce supply current. PD is internally pulled down to ground.
5	V <sub>CCLVDS</sub>	LVDS Supply Voltage. Bypass $V_{CCLVDS}$ to GNDLVDS with 0.1µF and 0.001µF capacitors in parallel as close as possible to the device with the smallest value capacitor closest to $V_{CCLVDS}$ .
6	SDI-	Serial LVDS Inverting Input
7	SDI+	Serial LVDS Noninverting Input
8	GNDLVDS	LVDS Supply Ground
9	GNDPLL	PLL Supply Ground
10	V <sub>CCPLL</sub>	PLL Supply Voltage. Bypass V <sub>CCPLL</sub> to GNDPLL with 0.1µF and 0.001µF capacitors in parallel as close to the device as possible with the smallest value capacitor closest to V <sub>CCPLL</sub> .
11	ERROR	Active-Low, Open-Drain Error Output. ERROR asserts low to indicate a data transfer error was detected (parity, PRBS, or UART control channel error). ERROR is high to indicate no error detected. ERROR resets when the error registers are read for parity, control channel errors, and when PRBS enable bit is reset for PRBS errors. Pull up to $V_{CCOUT}$ with a 1k $\Omega$ resistor.
15	RX	LVCMOS/LVTTL Control Channel UART Output

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## **MAX9258A Pin Description (continued)**

PIN	NAME	FUNCTION
16	TX	LVCMOS/LVTTL Control Channel UART Input. TX is internally pulled up to V <sub>CCOUT</sub> .
17	LOCK	Open-Drain Lock Output. LOCK asserts high to indicate PLLs are locked with correct serial-word boundary alignment. LOCK asserts low to indicate PLLs are not locked or incorrect serial-word boundary alignment was detected. Pull up to $V_{CCOUT}$ with a 1k $\Omega$ resistor.
18	PCLK_OUT	LVCMOS/LVTTL Recovered Clock Output
19	VSYNC_OUT	LVCMOS/LVTTL Vertical SYNC Output
20	HSYNC_OUT	LVCMOS/LVTTL Horizontal SYNC Output
21, 28–35, 40–46	DOUT[15:0]	LVCMOS/LVTTL Data Outputs
22, 39	V <sub>CCOUT</sub>	Output Supply Voltage. V <sub>CCOUT</sub> is the supply for all output buffers. Bypass V <sub>CCOUT</sub> to GNDOUT with 0.1 $\mu$ F and 0.001 $\mu$ F capacitors in parallel as close as possible to the device with the smallest value capacitor closest to V <sub>CCOUT</sub> .
23, 38, 48	GNDOUT	Output Supply Ground
26	V <sub>CCSPLL</sub>	Spread-Spectrum PLL Supply Voltage. Bypass $V_{CCSPLL}$ to GNDSPLL with 0.1µF and 0.001µF capacitors in parallel as close as possible to the device with the smallest value capacitor closest to $V_{CCSPLL}$ .
27	GNDSPLL	SPLL Ground
47	CCEN	LVCMOS/LVTTL Control Channel Enabled Output. CCEN asserts high to indicate that control chan- nel is enabled.



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 1. MAX9257A LVDS DC Output Parameters




Figure 3. MAX9257A Worst-Case Pattern Input

Figure 2. Input Hysteresis



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 4. MAX9257A LVDS Control Channel Output Load and Output Rise/Fall Times




Figure 5. MAX9257A Input Setup and Hold Times



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 6. MAX9257A Parallel-to-Serial Delay





Figure 7. MAX9257A Parallel Input Clock Requirements







Figure 8. MAX9258A Worst-Case Pattern Output



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 10. MAX9258A Clock Output High and Low Time





Figure 11. MAX9258A Output Data Valid Times






Figure 12. MAX9258A Power-Up Delay

Figure 13. MAX9258A Power-Down Delay

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 14. MAX9258A Serial-to-Parallel Delay




Figure 15. MAX9258A Jitter Tolerance




Figure 16. Control Channel Transition Time

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 17. Serial Link with I2C Camera Programming Interface (Base Mode)




Figure 18. Serial Link with UART Camera Programming Interface (Bypass Mode)

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## **Detailed Description**

The MAX9257A serializer pairs with the MAX9258A deserializer to form a complete digital video serial link. The electronic control unit (ECU) programs the registers in the MAX9257A, MAX9258A, and peripheral devices, such as a camera, during the control channel phase that occurs at startup or during the vertical blanking time. All control channel communication is half-duplex. The UART communication between the MAX9258A and the MAX9257A is encoded to allow transmission through AC-coupling capacitors. The MAX9257A communicates to the peripheral device through UART or I<sup>2</sup>C.

The MAX9257A/MAX9258A DC-balanced serializer and deserializer operate from a 5MHz-to-70MHz parallel clock frequency, and are capable of serializing and deserializing programmable 10, 12, 14, 16, and 18 bits parallel data during the video phase. The devices have two phases of operation: video and control channel (Figure 19 and 20). During the video phase, the MAX9257A accepts parallel video data and transmits serial encoded data over the LVDS link. The MAX9258A accepts the encoded serial LVDS data and converts it back to parallel output data. The MAX9257A has dedicated inputs for HSYNC and VSYNC. The selected VSYNC edge causes the MAX9257A/MAX9258A to enter the control channel phase. Nonactive VSYNC edge can be asserted after eight pixel clock cycles.




Figure 19. Video and Control Channel Phases (Spread Off)




Figure 20. Video and Control Channel Phases (MAX9257A Spread is Enabled)

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

The video data are coded using two overhead bits (EN0 and EN1) resulting in a serial-word length of N+2 bits. The devices feature programmable parity encoding that adds two parity bits to the serial word. Bit 0 (EN0) is the LSB that is serialized first without parity enabled. The parity bits are serialized first when parity is enabled.

The ECU programs the MAX9258A, MAX9257A, and peripheral devices at startup and during the control channel phase. In a digital video system, the control channel phase occurs during the vertical blanking time and synchronizes to the VSYNC signal. The programmable active edge of VSYNC initiates the control channel phase. Nonactive edge of VSYNC can transition at any time after 8 x t<sub>T</sub> if MAX9257A spread is not enabled and 0.5/f<sub>SSM</sub> when enabled. At the end of video phase, the MAX9258A drives CCEN high to indicate to the ECU

that the control channel is open. Programmable timers and ECU signal activity determine how long the control channel stays open. The timers are reset by ECU signal activity. ECU programming must not exceed the vertical blanking time to avoid loss of video data.

After the control channel phase closes, the MAX9257A sends a 546 or 1090 word pattern as handshaking (HSK) to synchronize the MAX9258A's internal clock recovery circuit to the MAX9257A's transmitted data. Following the handshaking, the control channel is closed and the video phase begins. The serial LVDS data is recovered and parallel data is valid on the programmed edge of the recovered pixel clock.

Table 1 and 2 show the default power-up values for the MAX9257A/MAX9258A registers. Tables 3 and 4 show the input and output supply references.

REGISTER NAME	REGISTER ADDRESS (hex)	POWER-UP VALUE (hex)	POWER-UP DEFAULT SETTINGS						
REGO	0×00	0xB5	PRATE = 10, 20MHz to 40MHz SRATE = 11, 400Mbps to 840Mbps PAREN = 0, parity disabled PWIDTH = 101, parallel data width = 18						
REG1	0x01	0x1F	SPREAD = 000, spread = off Reserved = 11111						
REG2	0x02	0xA0	STODIV = 1010, STO clock is pixel clock divided by 1024 STOCNT = 0000, STO counter counts to 1						
REG3	0x03	0xA0	ETODIV = 1010, ETO clock is pixel clock divided by 1024 ETOCNT = 0000, ETO counter counts to 1						
REG4	0x04	1) REM = 0, 0x28 2) REM = 1, 0x30	VEDGE = 0, VSYNC active edge is falling Reserved = 0 CKEDGE = 1, pixel clock active edge is rising PD: 1) If REM = 0, PD = 0 2) If REM = 1, PD = 1 SEREN: 1) If REM = 0, SEREN = 1 2) If REM = 1, SEREN = 0 BYPFPLL = 0, filter PLL is active Reserved = 0 PRBSEN = 0, PRBS test disabled						

## Table 1. MAX9257A Power-Up Default Register Map (see the MAX9257A Register Table)



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

REGISTER NAME	REGISTER ADDRESS (hex)	POWER-UP VALUE (hex)	POWER-UP DEFAULT SETTINGS
REG5	0x05	0xFA	MAX9257A address = 1111 1010
REG6	0x06	0xFF	End frame = 1111 1111
REG7	0x07	0xF8	MAX9258A address = 1111 1000
REG8	0x08	0x00	INTMODE = 0, interface with peripheral is UART INTEN = 0, interface with peripheral is disabled FAST = 0, UART bit rate = DC to 4.25Mbps CTO = 000, never come back BITRATE = 00, base mode bit rate = 95kbps to 400kbps
REG9	0x09	0x00	PRBSLEN = 0000, PRBS word length = $2^{21}$ GPIO9DIR = 0, GPIO9 = input GPIO8DIR = 0, GPIO8 = input GPIO9 = 0 GPIO8 = 0
REG10	0x0A	0x00	$ \begin{array}{l} \mbox{GPIO7DIR} = 0, \mbox{GPIO7} = \mbox{input} \\ \mbox{GPIO6DIR} = 0, \mbox{GPIO6} = \mbox{input} \\ \mbox{GPIO5DIR} = 0, \mbox{GPIO5} = \mbox{input} \\ \mbox{GPIO4DIR} = 0, \mbox{GPIO3} = \mbox{input} \\ \mbox{GPIO3DIR} = 0, \mbox{GPIO3} = \mbox{input} \\ \mbox{GPIO2DIR} = 0, \mbox{GPIO2} = \mbox{input} \\ \mbox{GPIO1DIR} = 0, \mbox{GPIO1} = \mbox{input} \\ \mbox{GPIO0DIR} = 0, \mbox{GPIO0} = \mbox{input} \\ \mbox{GPIO1} = \mbox{input} \\ \mbox{GPIO1} = \mbox{input} \\ \mbox{input} = 0, \mbox{GPIO0} = \mbox{input} \\ \mbox{input} = 0, \mbox{input} \\ \mbox{input} = 0, i$
REG11	0x0B	0×00	GPIO7 = 0 GPIO6 = 0 GPIO5 = 0 GPIO4 = 0 GPIO3 = 0 GPIO2 = 0 GPIO1 = 0 GPIO0 = 0
REG12	0x0C	0xE0	PREEMP = 111, preemphasis = 0% Reserved = 00000
REG13	0x0D	0x00	Reserved = 000000 I2CFILT = 00, I <sup>2</sup> C glitch filter settings: 1) 95kbps to 400kbps = 100ns 2) 400kbps to 1000kbps = 50ns 3) 1000kbps to 4250kbps = 10ns
REG14	0x0E	0×00	Reserved = 0000 000 LOCKED = read only

## Table 1. MAX9257A Power-Up Default Register Map (continued)



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## Table 2. MAX9258A Power-Up Default Register Map (see the MAX9258A Register Table)

REGISTER NAME	REGISTER ADDRESS (hex)	POWER-UP VALUE (hex)	POWER-UP DEFAULT SETTINGS							
REG0	0x00	0xB5	PRATE = 10, 20MHz to 40MHz SRATE = 11, 400Mbps to 840Mbps PAREN = 0, parity disabled PWIDTH = 101, parallel data width = 18							
REG1	0x01	0x00	SPREAD = 00, spread spectrum = off AER = 0, error count is reset by reading error registers ACTOFFSET = 00, 23mV offset Reserved = 000							
REG2	0x02	0xA0	STODIV = 1010, STO clock is pixel clock divided by 1024 STOCNT = 0000, STO counter counts to 1							
REG3	0x03	0xA0	ETODIV = 1010, ETO clock is pixel clock divided by 1024 ETOCNT = 0000, ETO counter counts to 1							
REG4	0x04	0x20	VEDGE = 0, VSYNC active edge is falling HEDGE = 0, HSYNC active edge is falling CKEDGE = 1, pixel clock active edge is rising Reserved = 0 ACTLP = 0, short stretcher output pulse Reserved = 00 PRBSEN = 0, PRBS test disabled							
REG5	0x05	0xF8	MAX9258 address = 1111 1000							
REG6	0x06	0xFF	End frame = 1111 1111							
REG7	0x07	0x00	INTMODE = 0, interface with peripheral is UART INTEN = 0, interface with peripheral is disabled FAST = 0, UART bit rate = DC to 4.25Mbps CTO = 000, never come back BITRATE = 00, base mode bit rate = 95kbps to 400kbps							
REG8	0x08	0x10	PATHRLO = 0001 0000 parity threshold = 16							
REG9	0x09	0x00	PATHRHI = 0000 0000, parity threshold = 16							
REG10	0x0A	0x00	Parity errors video (8 LSBs) = read only							
REG11	0x0B	0x00	Parity errors video (8 MSBs) = read only							
REG12	0x0C	0x00	PRBS bit errors = read only							
REG13	0x0D	0x00	Reserved = 000 Parity error, communication with MAX9258A = read only Frame error, communication with MAX9258A = read only Parity error, communication with MAX9257A = read only Frame error, communication with MAX9257A = read only I <sup>2</sup> C error, communication with peripheral = read only							

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

### **Parallel-Word Width**

The parallel-word width is made up of the video data bits, HSYNC, and VSYNC. The video data bits are programmable from 8 to 16 depending on the pixel clock,

## Table 3. MAX9257A I/O Supply

INPUTS/OUTPUTS	SUPPLY
PCLK_IN, HSYNC_IN, VSYNC_IN, DIN[0:7], DIN[8:15]/GPIO[0:7], GPIO8, GPIO9, SCL/TX, SDA/RX	V <sub>CCIO</sub>
SDO+, SDO-	V <sub>CCLVDS</sub>
REM	V <sub>CC</sub>

serial-data rate, and parity.  $\underline{\text{Table 16}}$  shows the parallel-word width.

### Serial-Word Length

The serial-word length is made up of the parallel-word width, encoding bits, and parity bits. Tables 5-9 show the serial video format and serial-word lengths without parity. Tables 10-13 show with parity bits included.

## Table 4. MAX9258A I/O Supply

INPUTS/OUTPUTS	SUPPLY
All inputs and outputs	V <sub>CCOUT</sub>
SDI+, SDI-	V <sub>CCLVDS</sub>

## Table 5. Serial Video Data Format for 20-Bit Serial-Word Length (Parallel-Word Width = 18)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
NAME	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13	D14	D15

## Table 6. Serial Video Data Format for 18-Bit Serial-Word Length (Parallel-Word Width = 16)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
NAME	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13

## Table 7. Serial Video Data Format for 16-Bit Serial-Word Length (Parallel-Word Width = 14)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
NAME	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11

## Table 8. Serial Video Data Format for 14-Bit Serial-Word Length (Parallel-Word Width = 12)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14
NAME	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9

## Table 9. Serial Video Data Format for 12-Bit Serial-Word Length (Parallel-Word Width = 10)

BIT	1	2	3	4	5	6	7	8	9	10	11	12
NAME	ENO	EN1	HSYNC	VSYNC	DO	D1	D2	D3	D4	D5	D6	D7

## Table 10. Format for 20-Bit Serial-Word Length with Parity (Parallel-Word Width = 16)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
NAME	PR	PRB	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11	D12	D13

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## Table 11. Format for 18-Bit Serial-Word Length with Parity (Parallel-Word Width = 14)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18
NAME	PR	PRB	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9	D10	D11

## Table 12. Format for 16-Bit Serial-Word Length with Parity (Parallel-Word Width = 12)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
NAME	PR	PRB	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7	D8	D9

## Table 13. Format for 14-Bit Serial-Word Length with Parity (Parallel-Word Width = 10)

BIT	1	2	3	4	5	6	7	8	9	10	11	12	13	14
NAME	PR	PRB	EN0	EN1	HSYNC	VSYNC	D0	D1	D2	D3	D4	D5	D6	D7

### **LVDS Serial Data**

Serial LVDS data is transmitted least significant bit (LSB) to most significant bit (MSB) as shown in <u>Tables 5</u> through <u>13</u>. The ECU at startup can program the parallel word width, serial frequency range, parity, spread-spectrum, and pixel clock frequency range (see the <u>MAX9257A</u> *Register Table* and the *MAX9258A Register Table*).

### Pixel Clock Frequency Range

The devices each have registers that can be configured at startup. Depending on the word length, the MAX9257A multiplies PCLK\_IN (pixel clock) by 12, 14, 16, 18, or 20 using an internal PLL to generate the serial clock. Use <u>Table 20</u> for proper selection of available PCLK frequency and serial-data ranges. Parallel data is serialized using the serial-clock and serialized bits are transmitted at the MAX9257A LVDS outputs. The devices support a wide range for PCLK\_IN (<u>Table 14</u>). If the pixel clock frequency needs to change to a frequency outside the programmed range, the ECU must program both the MAX9257A and the MAX9258A in the same control channel session.

### Serial-Data Rate Range

The word length and pixel clock is limited by the maximum serial-data rate of 840Mbps. The following formula shows the relation between word length, pixel clock, and serial clock:

# Serial-word length x pixel clock = serial-data rate = 840Mbps

For example, if PCLK\_IN is 70MHz, the serial-word length has to be 12 bits including DC balance bits if parity is not enabled to keep the serial-data rate under 840Mbps. If



# Table 14. MAX9257A Pixel Clock Range (PCLK\_IN)

FREQUENCY (MHz)	PRATE (REG0[7:6])
5–10	00
10–20	01
20–40	10
40–70	11

## Table 15. Serial-Data Rate Range

SERIAL-DATA RATE (Mbps)	SRATE (REG0[5:4])
60–100	00
100–200	01
200–400	10
400–840	11

the serial-word length is 20 bits, the maximum PCLK\_IN frequency is 42MHz. The serial-data rate can vary from 60Mbps to 840Mbps and can be programmed at powerup (Table 15). Use Table 20 for proper selection of available PCLK frequency and serial data ranges. Operating in the incorrect range for either the serial-data rate or PCLK\_IN can result in excessive current dissipation and failure of the MAX9258A to lock to the MAX9257A.

### **LVDS Common-Mode Bias**

The output common-mode bias is 1.2V at the LVDS inputs on the MAX9258A and LVDS outputs on the MAX9257A. No external resistors are required to provide bias for AC-coupling the LVDS inputs and outputs.

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 21. Simplified Modulation Profile for the MAX9257A/ MAX9258A

### **LVDS Termination**

Terminate the LVDS link at both ends with the characteristic impedance of the transmission line (typically 1000 differential). The LVDS inputs and outputs are high impedance to GND and differentially.

### **Spread-Spectrum Selection**

The devices each have spread-spectrum options. Both should not be turned on at the same time. When the MAX9257A is programmed for spread spectrum, the MAX9258A tracks and passes the spread to its clock and data outputs. The MAX9257A/MAX9258A are both center spread (Figure 21). The control channel does not use spread spectrum, but has slower transition times.

### MAX9258A Spread Spectrum

The MAX9258A features a programmable spread-spectrum clock and data outputs for reduced EMI. The single-ended data outputs are programmable for no spread,  $\pm 2\%$ , or  $\pm 4\%$  (see the *Typical Operating Characteristics*) around the recovered pixel clock frequency. The output spread is programmed in register REG1[7:6]. <u>Table 17</u> shows the spread options, and <u>Table 18</u> shows the various modulation rates.

### MAX9257A Spread Spectrum

The MAX9257A features programmable spread spectrum for the LVDS outputs. Table 19 shows various spread options, and Table 20 shows the various modulation rates. Only one device (the MAX9257A or the MAX9258A) should be programmed for spread spectrum at a time. If the MAX9257A is programmed for spread, the MAX9258A tracks and passes the spread to the data and clock outputs. The PRATE range of 00 and 01 (5MHz  $\leq$  PCLK  $\leq$  20MHz) supports all the spread options. The PRATE range of 10 and 11 (20MHz  $\leq$  PCLK  $\leq$  70MHz) requires that the spread be 2% or less.



## Table 16. Parallel-Word Width

PARALLEL-WORD WIDTH	PWIDTH (REG0[2:0])
10	000
12	001
14	010
16	011
18	1XX

## Table 17. MAX9258A Spread

PRATE (REG1[7:6])	SPREAD (%)
00	Off
01	±2
10	Off
11	±4

## Table 18. MAX9258A Modulation Rate

PRATE (REG1[7:6])	MODULATION RATE	f <sub>SSM</sub> RANGE (kHz)
00	PCLK/312	16 to 32
01	PCLK/520	19.2 to 38.5
10	PCLK/1040	19.2 to 38.5
11	PCLK/1248	32 to 56

## Table 19. MAX9257A LVDS Output Spread

REG1[7:5]	SPREAD (%)
000	Off
001	±1.5
010	±1.75
011	±2
100	Off
101	±3
110	±3.5
111	±4

### **Pixel Clock Jitter Filter**

The MAX9257A has a PLL to filter high-frequency pixel clock jitter on PCLK\_IN. The FPLL can be bypassed by writing 1 to REG4[2]. The FPLL improves the MAX9258A's data recovery by filtering out the high-frequency components from the pixel clock that the MAX9258A cannot track. The 3dB bandwidth of the FPLL is 100kHz (typ).

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### SERIAL-WORD LENGTH SRATE PRATE PCLK RANGE (MHz) **MODULATION RATE** fSSM RANGE (kHz) 11 11 40-70 PCLK/2728 14.7 to 25.7 33.3-40 11 10 PCLK/1736 19.2 to 23.0 10 10 20-33.3 PCLK/1612 12.4 to 20.7 12 10 01 16.6-20 PCLK/992 16.7 to 20.2 01 01 10-16.6 PCLK/1116 9.0 to 14.9 01 00 8.3-10 PCLK/744 11.2 to 13.4 00 00 5-8.3 PCLK/868 5.8 to 9.6 11 11 40-60 PCLK/2304 17.4 to 26.0 28.6-40 16.6 to 23.1 11 10 PCLK/1728 20-28.6 PCLK/1440 13.9 to 19.9 10 10 14 10 01 14.3-20 PCLK/1008 14.2 to 19.8 01 01 10-14.3 PCLK/1008 9.9 to 14.2 7.1–10 9.9 to 13.9 01 00 PCLK/720 00 00 5-7.1 PCLK/720 6.9 to 9.9 11 40-52.5 PCLK/1968 20.3 to 26.7 11 15.2 to 24.4 11 10 25-40 PCLK/1640 10 10 20-25 PCLK/1312 15.2 to 19.1 16 10 01 12.5 - 20PCLK/984 12.7 to 20.3 01 01 10-12.5 PCLK/820 12.2 to 15.2 01 6.25-10 PCLK/656 9.5 to 15.2 00 5-6.25 PCLK/656 7.6 to 9.5 00 00 11 11 40-46.6 PCLK/1840 21.7 to 25.3 11 10 22.2-40 PCLK/1472 15.1 to 27.2 20-22.2 10 10 PCLK/1104 18.1 to 20.1 18 10 01 11.1-20 PCLK/920 12.1 to 21.7 01 01 13.6 to 15.1 10-11.1 PCLK/736 7.6 to 13.6 01 00 5.6-10 PCLK/736 00 00 5-5.6 PCLK/552 9.1 to 10.1 11 11 40-42 PCLK/1632 24.5 to 25.7 11 10 20-40 PCLK/1632 12.3 to 24.5 20 10-20 9.8 to 19.6 10 01 PCLK/1020 5-10 PCLK/816 6.1 to 12.3 01 00

## Table 20. MAX9257A Modulation Rate



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## LVDS Output Preemphasis (SDO±)

The MAX9257A features programmable preemphasis where extra current is added when the LVDS outputs transition on the serial link. Preemphasis provides additional current to the normal drive current. For example, 20% preemphasis provides 20% greater current than the normal drive current. Current is boosted only on the transitions and returns to the normal drive current after switching. Select the preemphasis level to optimize the eye diagram. Preemphasis boosts the high-frequency content of the LVDS outputs to enable driving greater cable lengths. The amount of preemphasis is programmed in REG12[7:5] (Table 21).

**VSYNC, HSYNC, and Pixel Clock Polarity PCLK:** The MAX9257A is programmable to latch data on either rising or falling edge of PCLK. The polarity of PCLKOUT at the MAX9258A can be independent of the MAX9257A PCLK active edge. The polarity of PCLK can be programmed using REG4[5] of the MAX9257A and the MAX9258A.

**VSYNC:** The MAX9257A and the MAX9258A enter control channel on the falling edge of VSYNC. The default register settings are VSYNC active falling edge for both the MAX9257A and the MAX9258A. If the VSYNC active edge is programmed for rising edge at the MAX9257A, the MAX9258A VSYNC active edge must also be programmed for rising edge to reproduce VSYNC rising edge at the MAX9258A output. However, matching the polarity of the VSYNC active edge between the MAX9257A and the MAX9258A is not a requirement for proper operation.

**HSYNC:** HSYNC active-edge polarity is programmable for the MAX9258A.

## General-Purpose I/Os (GPIOs)

The MAX9257A has up to 10 GPIOs available. GPIO8 and GPIO9 are always available while GPIO[0:7] are available depending on the parallel-word width (<u>Table 22</u>). If GPIOs are not available, the corresponding GPIO bits are not used.

A GPIO can be programmed to drive an LVCMOS logic level or to read a logic input. The register bit that sets the output level when the GPIO is programmed as an output stores the input level when the GPIO is programmed as an input.

## Table 21. Preemphasis

REG12[7:5]	PREEMPHASIS (%)
000,101,110	20
001	40
010	60
011	80
100	100
111	0

## Table 22. GPIOs vs. Parallel-Word Width

PARALLEL-WORD WIDTH (N)	GPIOs AVAILABLE
18	GPIO[8:9]
16	GPIO[6:9]
14	GPIO[4:9]
12	GPIO[2:9]
10	GPIO[0:9]

## Open-Drain Outputs (LOCK, ERROR)

LOCK and ERROR are open-drain outputs that require a pullup resistor to an external supply. ERROR asserts low when an error occurs and LOCK is high impedance when the MAX9258A is locked to the MAX9257A and remains high under the locked condition. When the devices are in shutdown, the channel is not locked and LOCK goes high impedance, is pulled high, and should be ignored. ERROR is high impedance at shutdown and remains high. In choosing pullup resistors, there is a tradeoff between power dissipation and speed;  $10k\Omega$  pullup should be sufficient.

The LOCK and ERROR outputs can be wired in an AND configuration if you have multiple serializers and deserializers, or a single serializer fanned out to multiple deserializers through a repeater. For such situations, wire the multiple LOCK outputs together and use a single pullup resistor to pull up all the lines high. LOCK is high if all the devices are locked. Do the same thing for ERROR; ERROR is low if any MAX9258A reports errors.



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

### **Base Mode and Bypass Mode (Basics)**

In the control channel phase, there are two modes: base and bypass. In base mode, ECU always communicates using the MAX9257A/MAX9258A UART protocol and communication with a peripheral device is performed in I<sup>2</sup>C by the MAX9257A. Packets not addressed to the MAX9257A or the MAX9258A get converted to I2C and passed to the peripheral device. Similarly, I2C packets from the peripheral device get converted to UART packets in the reverse direction. ECU can disable communication to the peripheral device by writing a 0 to INTEN (REG8[6] in the MAX9257A and REG7[6] in the MAX9258A). Base mode is the default mode. Bypass mode is entered by writing a 0 to INTMODE and 1 to INTEN (Table 23). Bypass mode is exited if there is no activity from ECU in the control channel for the duration of CTO. When CTO times out, INTEN reverts back to 0 and the devices revert back to base mode. To permanently stay in bypass mode, ECU can lock the CTO timer or program CTO to be longer than ETO and STO.

#### **Timers**

The devices feature three different timers. The start timeout (STO) and end timeout (ETO) control the duration of the control channel. The come-back timeout (CTO) controls the duration of bypass mode.

# Table 23. Selection of Base Mode orBypass Mode

INTEN MAX9257A REG8[6], MAX9258A REG7[6]	INTMODE MAX9257A REG8[7], MAX9258A REG7[7]	MODE
0	Х	Base mode, com- munication with peripheral is not enabled
1	1	Base mode, communication with peripheral is enabled (I <sup>2</sup> C)
1	0	Bypass mode, communication with MAX9257A/ MAX9258A is not enabled, commu- nication with peripheral is enabled (UART)



### STO Timer

The STO (start timeout) timer closes the control channel if the ECU does not start using the control channel within the STO timeout period. The STO timer is configured by register REG2 for both the MAX9257A and the MAX9258A. The four bits of REG2[7:4] select the divide ratio (STODIV) for the STO clock as a function of the pixel clock (Table 24). The timeout period is determined by counter bits REG2[3:0] that increment once every STO clock period. Write to REG2[3:0] to determine the counter end time. The STO counter counts to the programmed STOCNT + 1. The ECU must begin communicating before STO times out, otherwise, the control channel closes (Figure 22). The STO timeout period is given by:

$$t_{\text{STO}} = \left(\frac{1}{f_{\text{CLK}}}\right) \times \text{STODIV} \times (\text{STOCNT} + 1)$$

For example:

If the pixel clock frequency is set to 16MHz, STODIV is set to 1010 (STODIV = 1024), and STOCNT is set to 1001 (STOCNT = 9), the STO timer counts with 15.625kHz STO clock (16MHz/1024) internally until it reaches 10 and timer expires. The  $t_{STO}$  is equal to  $t_T \times 1024 \times 10 = 640 \mu s$ .

The default value for STODIV is 1024 while the default value for STOCNT is 0. That means the STO timeout period is equal 1024 pixel clock cycles. Activity from the ECU on the control channel shuts off the STO timer and starts the ETO timer.

## Table 24. STO Clock Divide Ratio

REG2[7:4]	STODIV
00XX	16
0100	16
0101	32
0110	64
0111	128
1000	256
1001	512
1010	1024
1011	2048
1100	4096
1101	8192
1110	16,384
1111	32,768

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 22. Control Channel Closing Due to STO Timeout

ETO Timer

The ETO (end timeout) timer closes the control channel if the ECU stops communicating for the ETO timeout period. Configure register REG3[7:4] for both the MAX9257A and the MAX9258A to select the divide ratio (ETODIV) for the ETO clock as a function of the pixel clock (Table 25). The timeout period is determined by counter bits REG3[3:0] that increment once every ETO clock period. Write to REG3[3:0] to determine the counter end time. The ETO counter counts to the programmed ETOCNT + 1. Any ECU activity resets the ETO timer. When the ECU stops transmitting data for the ETO timeout period, the control channel closes (Figure 23).

$$t_{\text{ETO}} = \left(\frac{1}{f_{\text{CLK}}}\right) \times \text{ETODIV} \times (\text{ETOCNT} + 1)$$

### For example:

If the pixel clock frequency is set to 16MHz, ETODIV is set to 1010 (ETODIV = 1024), and ETOCNT is set to 1001 (ETOCNT = 9), the ETO timer counts with the 15.625kHz ETO clock (16MHz/1024) internally until it reaches 10 and timer expires. The t<sub>ETO</sub> is equal to t<sub>T</sub> x 1024 x 10 = 640 $\mu$ s.

## Table 25. ETO Clock Divide Ratio

REG3[7:4]	ETODIV
00XX	16
0100	16
0101	32
0110	64
0111	128
1000	256
1001	512
1010	1024
1011	2048
1100	4096
1101	8192
1110	16,384
1111	32,768

The default value for ETODIV is 1024 while the default value for ETOCNT is 0. That means the ETO timeout period is equal to 1,024 pixel clock cycles.



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel




Figure 23. Control Channel Closing Due to ETO Timeout

### Closing the Control Channel

After the MAX9257A detects the active VSYNC edge, it sends three synchronization words. Once the MAX9258A sees the active VSYNC transition and detects three synchronization words, it enters the control channel phase and CCEN goes high. There is a brief delay of T1 between the VSYNC transition and CCEN transitioning high. The ECU is allowed to communicate when CCEN is high.

If the ECU does not communicate while CCEN is high (Figure 22), the link remains silent and STO starts counting towards its preset timeout counter value. If STO times out (T2), CCEN transitions low and the control channel closes.

If the ECU communicates while CCEN is high and before STO expires (Figure 23), the STO timer is turned off and ETO timer is enabled. The ETO counter (ETOCNT+1) is reset to 0 whenever activity from ECU (base mode) or ECU and Camera (bypass mode) is detected. As long as there is activity from ECU (base mode) or ECU and Camera (bypass mode) on the link, the channel does not close and the ETO counter resets. After the ECU (base mode) or ECU and Camera (bypass mode) ceases link activity, ETO times out (T4), CCEN transitions low, and the control channel closes.

Another way to close the control channel in base mode is for the ECU to send an end frame (EF) to close the control channel without waiting for ETO to time out. Whenever EF is received by both the devices, control channel closes immediately and CCEN goes low. A synchronization frame must precede EF. End frame cannot be used in bypass mode. The control channel must close by EF to report errors back to the ECU.

After the control channel closes, there is a brief handshake period (T3 in Figure 22 and T5 in Figure 23) between the MAX9257A and the MAX9258A. The MAX9258A sends a special lock frame to the MAX9257A to indicate if PLL is still locked. The MAX9258A sends the lock frame if the number of decoding errors didn't exceed a threshold in the last LVDS video phase session. The MAX9258A features a proprietary VCO lock that prevents frequency drift while in the control channel for extended periods of time. If MAX9257A receives the lock frame, it understands that the MAX9258A is in a locked state and sends a short training sequence. If the lock frame is not received by the MAX9257A, it assumes that the MAX9258A is not locked and sends a long training sequence. After the short or long training sequence is complete, the MAX9257A

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

sends three special synchronization words before entering the video phase. Training sequence is used to resynchronize the devices before the video phase starts.

The MAX9257A/MAX9258A control channel duration is independent of VSYNC. The control channel does not close when VSYNC deasserts, which allows the use of a VSYNC interrupt signal on VSYNC\_IN. The control channel must be closed by STO, ETO, or EF. If the control channel does not close before video data becomes available, video data can be lost.

### STO/ETO Timer Programming

STO and ETO can be programmed given the values of T2, T4, and maximum values of T1, T3, and T5 (Figures 28, 23):

 $t_T$  = pixel clock period,  $t_{UCLK}$  = UART period

When spread spectrum is not enabled in MAX9257A:

 $max(T1) = 2.5\mu s + (3 \times t_T) + (4 \times t_{UCLK})$ 

When spread spectrum is enabled in MAX9257A:

$$T2 = t_{STO}$$
  
 $T4 = t_{ETO}$ 

When pixel clock frequency range (PRATE) is 00 or 01:

$\max(T3) = \left( \left( \frac{t_{STO}}{8} \right) + 546 \right) \times t_T + (20 \times t_{UCLK})$
$\max(T5) = \left( \left( \frac{t_{ETO}}{8} \right) + 546 \right) \times t_{T} + (20 \times t_{UCLK})$

When pixel clock frequency range (PRATE) is 10 or 11:

$$max(T3) = \left( \left( \frac{t_{STO}}{8} \right) + 1090 \right) \times t_{T} + (20 \times t_{UCLK})$$
$$max(T5) = \left( \left( \frac{t_{ETO}}{8} \right) + 1090 \right) \times t_{T} + (20 \times t_{UCLK})$$

### **CTO Timer**

The CTO (come-back timeout) timer temporarily or permanently blocks programming to the MAX9257A/ MAX9258A registers. CTO keeps the devices in bypass mode for the CTO timeout period (<u>Table 26</u>). Bypass mode can only be exited when the CTO timer expires. The CTO timer uses the UART bit times for its counter. Note that STO and ETO timers use the pixel clock while



## Table 26. CTO Counter Timeout Period

MAX9257A REG2[7:4] MAX9258A REG3[7:4]	COUNTER USING UART BIT TIMES
000	Never come back (lockout)
001	16
010	32
011	48
100	64
101	80
110	96
111	112

CTO uses the UART bit times. The UART period  $t_{\mbox{UCLK}}$  synchronizes with the UART bit times, which synchronize every time the SYNC frame is sent.

When the CTO timer times out, INTEN bit in both devices is set to 0 and the devices revert back to base mode. If communication with the MAX9257A/MAX9258A is not needed after initial programming is complete, CTO may be set to 000 (never come back). In this case, CTO never expires and the devices stay in bypass mode until they are powered down. This prevents accidental programming of the devices while ECU communicates with the peripheral using a different UART protocol from the MAX9257A/MAX9258A UART protocol.

The overall CTO timeout is calculated as follows:

Assuming a UART bit rate of 2Mbps, REG2[7:4], REG3[7:4] = 100 (Table 26), CTO = 64, CTO timeout calculated as:

$$t_{CTO} = (0.5 \mu s) \times 64 = 32 \mu s$$

### Link Power-Up

The MAX9258A powers up when the power-down input  $\overline{\text{PD}}$  goes high. After approximately 130µs, CCEN goes high, indicating the control channel is available. This delay is required because the analog circuitry has to fully wake up. There are two ways to power up the MAX9257A. The MAX9257A powers up according to the state of REM. ECU powers up MAX9257A remotely (ECU sends command to power up) when REM is pulled to V<sub>CC</sub>. The MAX9257A powers up according to the supply voltage when REM is grounded.

## Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

### Powering the MAX9257A with Serialization Enabled (REM = Ground at Power-Up)

When REM is grounded, the MAX9257A fully powers up when power is applied. The power-down bit PD (REG4[4]) is disabled and serialization bit SEREN (REG4[3]) is enabled. If PCLK\_IN is not running, the MAX9257A stays in the control channel. After PCLK\_IN is applied, the control channel times out due to STO, ETO, or EF. The MAX9257A starts the handshaking after the MAX9257A locks to PCLK after 32,768 clock cycles. If PCLK\_IN is running, serialization starts automatically after PLL of the MAX9257A locks to PCLK\_IN with default values in the registers.

### Remote Power-Up of the MAX9257A (REM = Pulled Up to $V_{CC}$ )

When REM is pulled up to  $V_{CC}$ , the MAX9257A wakes up in a low power state, drawing less than 100µA supply current. To wake-up the MAX9257A, the ECU first transmits a dummy frame 0xDB and then waits at least 100µs to allow the MAX9257A's internal analog circuitry to fully power up. Then the ECU configures the MAX9257A registers, including a write to disable the PD bit (REG4[4]) so that the MAX9257A does not return back to the low power state. Every packet needs to start with a synchronization frame (see the <u>UART</u> section). If the PD bit is not disabled within 70ms after transmitting the dummy frame, the MAX9257A returns to the low power state and the whole power-up sequence needs to be repeated. After configuration is complete, the ECU also needs to enable the SEREN bit to start the video phase.

At initial power-up with REM pulled to  $V_{CC}$ , default value of SEREN bit is 0, so STO and ETO timers are not active. Control channel is enabled as long as SEREN is 0. This allows the control channel to be used for extensive programming at initial power-up without the channel timing out. UART, parity, framing and packet errors in the control channel communications are reported if end frame is used to close control channel (see the <u>MAX9258A Error</u> <u>Checking and Reporting</u> section). For faster identification of errors, verify every write command by reading back the registers before enabling serialization.

### **Link Power-Down**

When the control channel is open, the ECU writes to the PD bit to power down the MAX9257A. In this case, to power up the MAX9257A again, the power-up sequence explained in the <u>Remote Power-Up of the MAX9257A</u> (<u>REM = Pulled Up to VCC</u>) section needs to be repeated. The MAX9258A has a PD input that powers down the device.



### **MAX9258A Error Checking and Reporting**

The MAX9258A has an open-drain ERROR output. This output indicates various error conditions encountered during the operation of the system. When an error condition is detected and needs to be reported, ERROR asserts low. ERROR indicates three error conditions: UART, video parity, and PRBS errors.

### **UART Errors**

During control channel communication in base mode, the devices record UART frame, parity, and packet errors. I<sup>2</sup>C errors are also recorded by MAX9257A when I<sup>2</sup>C interface is enabled. If ECU closes the control channel by using end frame (EF), the MAX9257A sends a special internal UART frame back to the MAX9258A called error frame. The MAX9257A UART and I<sup>2</sup>C errors are reset at the next control channel. The MAX9258A receives the error frame and records the error status in its UART error register (REG13). ECU must use end frame to the close control channel for the MAX9257A to report back UART and I<sup>2</sup>C errors to the MAX9258A. Whenever one of the bits in the UART error register is 1, ERROR asserts low. The UART error register is reset when ECU reads it, and ERROR deasserts high immediately if UART errors were the only reason that ERROR was asserted low. If the MAX9258A is not locked (LOCK = low), UART error is not reported.

### Video Parity Errors

When video parity check is enabled (REG0[3] in both devices), the MAX9258A counts the number of video parity errors by checking recovered video words. Value of this counter is reflected in PAERRHI (8 MSB bits, REG11) and PAERRLO (8 LSB bits, REG10). If the number of detected parity errors is greater than or equal to the parity error threshold PATHRHI (REG9) and PATHRLO (REG8), then ERROR asserts low. In this case, ERROR deasserts high after next video phase starts if video parity errors were the only reason that ERROR was asserted low. To report parity errors in bypass mode, program autoerror reset (AER) to 1 (REG1[5] = 1).

### Autoerror Reset

The default method to reset errors is to read the respective error registers in the MAX9258A (registers 10, 11, and 13). If errors were present before the next control channel, the error count gets incremented to the previous number. By setting the autoerror reset (AER) bit to 1, the error registers reset when the control channel ends. Setting AER to 1 does not reset PRBS errors.

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

## PRBS Errors

During the PRBS test, the MAX9258A checks received PRBS data words by comparing them to internally generated PRBS data. Detected errors are counted in the PRBS error register (REG12) in the MAX9258A. Whenever the number of detected PRBS errors is more than 0, ERROR asserts low. The PRBS error register is reset when ECU writes a 0 to PRBSEN register (REG4[0]). In this case, ERROR deasserts high immediately if PRBS errors were the only reason that ERROR was asserted low.

### **Short Synchronization Pattern**

The short synchronization pattern is part of the handshaking procedure between the MAX9257A and MAX9258A after the control channel phase. It is used to resynchronize the MAX9258A's clock and data recovery circuit to the MAX9257A before the video phase begins. The MAX9257A transmits the short synchronization pattern when it receives the lock frame from the MAX9258A. The length of short synchronization pattern is dependant on the PRATE range. When PRATE is 00 or 01, the short synchronization pattern consists of 546 words and when PRATE is 10 or 11, the short synchronization pattern consists of 1090 words. Every word is one pixel clock period.

### **Long Synchronization Pattern**

At power-up or when the MAX9257A does not receive a lock frame from the MAX9258A, the MAX9257A transmits a long synchronization pattern. The long synchronization pattern consists of 17,410 words. Every word is one pixel clock period. When REM is high, if synchronization is not achieved after 62 attempts, the MAX9257A resets SEREN to 0 so that the control channel stays open to allow troubleshooting. When REM is low, the MAX9257A/MAX9258A continuously tries to reestablish the connection.

### Lock Verification (Handshaking)

At the end of every vertical blanking time, the MAX9257A verifies that the MAX9258A did not lose lock. The MAX9258A handshakes with the MAX9257A to indicate lock status. The handshaking occurs after the channel closes (Figures 28 and 23). If the number of decoding errors in a time window did not exceed a certain threshold during the last video phase, the MAX9258A sends back the lock frame that indicates lock. If the MAX9257A receives the lock frame, the MAX9257A transmits a short synchronization pattern. The MAX9258A features a proprietary VCO mechanism that prevents frequency drift while in the control channel. This allows for successful resynchronization after extended use of control channel. If the number of decoding errors in a time window



## Table 27. Link Status

LOCK	CCEN	INDICATION
1	0	LVDS channel active
1	1	Control channel active
0	Х	PLL loss of lock

exceeds a certain threshold, the MAX9258A loses lock, LOCK goes low, and the lock frame is not sent. The MAX9258A also loses lock if handshaking is not successful. If the MAX9257A does not receive the lock frame, it transmits a long synchronization pattern before the start of next video phase. When REM = 1, if the lock frame is not received by the MAX9257A after 62 consecutive attempts to synchronize, SEREN is disabled so that the control channel opens permanently for troubleshooting.

### Link Status (LOCK and CCEN)

The LOCK output indicates whether the MAX9258A is locked to the MAX9257A. LOCK is an open-drain output that needs to be pulled up to  $V_{CC}$ . LOCK asserts low to indicate that the MAX9258A is not locked to the MAX9257A and high when it is. In the control channel phase, LOCK stays high if LOCK is high in the video phase. While in the control channel phase, the MAX9258A PLL frequency is held constant, PCLK output is active and data outputs are frozen at their last valid value before entering the control channel. CCEN output indicates whether the devices are in the control channel phase or video phase. CCEN goes high when the devices are in the control channel phase (Table 27). Only at initial power-up, CCEN goes high before communication in the control channel is ready (see the Link Power-Up section).

## **Control Channel**

### **Overview of Control Channel Operation**

The control channel is used by the ECU to program registers in the MAX9257A, MAX9258A, and peripheral devices (such as a camera) during vertical blanking, after power-up, or when serialization is disabled. Control channel communication is half-duplex UART. The peripheral interface on the MAX9257A can be programmed to be I<sup>2</sup>C or UART. Operation of the control channel is synchronized with the VSYNC input after the ECU starts serialization of video data. Programmable timers, ECU signal activity, and end frame determine how long the control channel stays open. The control channel remains open as long as there is signal activity from the ECU. When the control channel closes, the LVDS serial link is reestablished.

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

Once serialization is enabled, the programming of registers (including the control channel overhead time) must be completed within the vertical blanking time to avoid loss of video data. VSYNC can deassert while control channel remains open after eight pixel clock cycles.

The control channel phase begins on the transition of the programmed active edge of VSYNC\_IN. In video applications, the VSYNC signal of the peripheral device is connected to VSYNC\_IN on the MAX9257A. In other applications, a different signal can be used to trigger the control channel phase. When the devices detect the VSYNC\_IN transition, the LVDS video phase disables and the control channel phase is enabled.

The control channel operates in two modes: base and bypass. In base mode, the ECU issues UART commands in a specified format to program the MAX9257A/MAX9258A registers. GPIO on the MAX9257A are also programmed in base mode. UART commands are translated to I<sup>2</sup>C and output to peripheral devices connected to the MAX9257A when not addressed to either the MAX9257A or the MAX9258A.

In bypass mode, programming of the MAX9257A/ MAX9258A registers are temporarily or permanently blocked depending on the programmed value of CTO. Blocking prevents unintentional programming of the MAX9257A/MAX9258A registers when the ECU communicates with the peripheral using a UART protocol different than the one specified to program the devices. When the control channel is open, the MAX9258A continues outputting the pixel clock while HSYNC and video data are held at the last value. If spread is enabled on the MAX9258A, the pixel clock is spread.

### **Control Channel Overhead**

Control channel overhead consists of lock frame, short synchronization sequence, and error frame. The lock frame is transmitted between the MAX9257A and the MAX9258A without action by the ECU. The error frame is only sent in response to end frame. When MAX9257A spread spectrum is enabled, the control channel is entered after spread reaches center frequency. The overhead from VSYNC falling edge to control channel enable accounts for a maximum of 1400 pixel clock cycles.

### Base Mode (Details)

Base mode allows the ECU to communicate with the devices in UART and a peripheral device in I<sup>2</sup>C. UART programming of the peripheral device is not possible in base mode. UART packets from the ECU need to follow a certain protocol to program the MAX9257A and the



MAX9258A (Figures 28 and 29). Packets not addressed to the MAX9257A/MAX9258A get converted to  $I^2C$  by the MAX9257A and pass to the peripheral device. The MAX9257A receives  $I^2C$  packets from the peripheral device and converts them to UART packets to send back to the ECU. To disable communication to the peripheral device, write a 0 to INTEN (REG8[6] in the MAX9257A and REG7[6] in the MAX9258A).

In base mode, the STO/ETO timers and the EF command are used to control the duration of the control channel. STO and ETO count up and expire when they reach their programmed value. STO and ETO are not enabled at the same time. STO is enabled after CCEN goes high. If there is activity from the ECU before STO times out, STO is disabled and ETO is enabled. The ECU must begin a transaction within an STO timeout or else the channel closes. The ECU can close the channel by allowing ETO to time-out. Activity from the ECU resets the ETO timer. Another way to close the control channel is by sending an end frame (EF). EF closes the channel within 2 to 3 bit times after being received by the MAX9257A/ MAX9258A. The default value of EF is 0xFF, but can be programmed to any other value besides the MAX9257A and the MAX9258A device addresses. The control channel must be closed with EF for control channel errors to be reported.

Program STO to be longer than the time the ECU takes to respond to opening of channel. Program ETO to be longer than the time the ECU pauses between transactions. As long as the ECU performs transactions, ETO is reset and the channel stays open.

The ECU must wait 14 or more bit times before addressing another device during the same control channel session. Failure to wait 14 bit times may result in the packet boundary not being reset. Internal handshaking operations are automatically performed after the channel is closed and before the video phase begins.

### UART-to-I2C Converter

The UART-to-I<sup>2</sup>C converter accepts UART read or write packets issued by the ECU and converts them to an I<sup>2</sup>C master protocol when in base mode. A slave can use an ACK or NACK to indicate a busy or wait state, but cannot hold SCL low to indicate a wait state. Multiple slaves are supported. The UART-to-I<sup>2</sup>C conversion delay is less than 22 UART bit times and needs to be taken into account when setting the ETO and STO timeout periods for read commands. UART-to-I<sup>2</sup>C converter converts standard UART format to standard I<sup>2</sup>C format (Figure 25). This

## Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

includes data-bit ordering conversion because UART transmits the LSB in first while I<sup>2</sup>C transmits the MSB first. UART/I<sup>2</sup>C read delay is a maximum 34 bit times when reading from an I<sup>2</sup>C peripheral.

The devices store their own 7-bit device addresses in register REG5. All packets not addressed to the MAX9257A/MAX9258A are forwarded to the UARTto-I<sup>2</sup>C converter. The I<sup>2</sup>C interfaces (SDA and SCL) are open drain and actively drive a low state. When idle, SDA and SCL are high impedance and pulled high by a pullup resistor. SDA and SCL are idle when packets are addressed to the MAX9257A or MAX9258A. SDA and SCL are also idle when the I<sup>2</sup>C interface is programmed to be disabled.

### Bypass Mode (Details)

In bypass mode, ECU activity and UART communication from the camera reset the ETO and CTO timers. This allows the control channel to stay in bypass as long as there is camera activity. In base mode, only ECU activity resets the ETO and CTO timers.

Bypass mode temporarily or permanently blocks programming of the devices. Bypass mode allows only UART programming of peripheral device by ECU. There is no I<sup>2</sup>C connection in bypass mode. Bypass mode is entered by writing a 0 to INTMODE and by writing a 1 to INTEN (<u>Table 23</u>). Bypass mode disables ECU programming of the devices to allow any UART communication protocol with the peripheral device. Once bypass mode is entered, the devices stay in bypass mode until CTO times out.

In bypass mode, the STO and ETO timers determine the control channel duration. CTO timer determines whether to revert back to base mode or not, and EF is not recognized.

A useful setting in bypass mode is to set STO > CTO > ETO because this setting is an alternative to permanent bypass (Figure 24). Use this setting to stay in bypass mode to avoid the overhead of entering from base mode every time the control channel opens. If the ECU uses the channel within a CTO timeout, ETO is activated and then ETO times out before CTO. The channel closes because ETO times out, but channel stays in bypass mode because CTO does not time out. At the next vertical blanking time, bypass mode continues with CTO reset and the ECU can immediately send commands to the camera. If the ECU or camera does not use the channel. CTO times out before STO. STO closes the channel (because ETO is not enabled) if no communication is sent, but since CTO timed out, bypass mode ends and base mode is active for the next vertical blanking period.

With STO > CTO > ETO, bypass mode can be made continuous by having the ECU send real commands or dummy commands (such as a command to a nonexisting address) each time the control channel opens. Then the ECU does not have to send a command to enter bypass mode each time it wants to program the peripheral device.




Figure 24. CTO Timing

# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### UART

#### **UART Frame Format**

The UART frame used to program the MAX9257A and the MAX9258A has a low start bit, eight data bits, an even parity bit and a high stop bit. The data following the start bit is the LSB. With even parity, when there are an odd number of 1s in the data bits (D0 through D7) the parity bit is set to 1. The stop bit is sampled and if it is not high, a frame error is generated (Figure 26).

#### **UART Synchronization Frame**

The synchronization frame must precede any read or write packets (Figure 26). Transitions in the frame calibrate the oscillators on the devices. The baud rate of the

synchronization frame sets the operating baud rate of the control channel. At power-up, UART data rate must be between 95kbps to 400kbps. After power-up, UART data rate can be programmed according to Tables 28 and 29. Data is serialized starting with the LSB first. The synchronization frame is 0x54 as shown in Figure 27.

#### Write Packet

The ECU writes the sync frame, 7-bit device address plus read/write bit (R/W = 0 for write), 8-bit register address, number of bytes to be written, and data bytes (Figure 28). The ECU must follow this UART protocol to correctly program the devices.




Figure 25. UART-to-I<sup>2</sup>C Conversion





Figure 26. UART Frame Format



SYNC DEV ADDR + REG ADDRESS NUMBER OF BYTES ---- BYTE 1 BYTE N

Figure 28. UART Write Packet to MAX9257A/MAX9258A

Figure 27. UART Synchronization Frame

## Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### Read Packet

The ECU writes the sync frame, 7-bit device address plus read/write bit (R/W = 1 for read), 8-bit register address, and number of bytes to be read. The addressed device responds with read data bytes (Figure 29). UART read delay is maximum 4 bit times when reading from the MAX9257A or the MAX9258A.

#### Time Between Frames

Up to two high bit times are allowed between frames.

#### Reset of Packet Boundary

A high time ranging from 14 UART bit times or more resets the packet boundary. In this case, the next frame received is assumed to belong to a new packet by the MAX9257A/MAX9258A and UART-to-I<sup>2</sup>C converter. Resetting the boundary is required. Not resetting the boundary treats the following packets as part of the first packet, and they may be processed incorrectly.

**Data Rate** The control channel data rate in base mode is between 95kbps to 4.25Mbps (<u>Table 28</u>). In bypass mode, the allowed data rate is DC to 10Mbps (<u>Table 29</u>). For data rates faster than 4.25Mbps in bypass mode, REG8[5] in MAX9257A and REG7[5] in MAX9258A must be set high. Set the control channel data rate in base mode by writing to REG8[1:0] in the MAX9257A and REG7[1:0] in the MAX9258A. These write commands take effect in the next control channel.

Programming the FAST bit takes effect in the same control channel. Both the MAX9257A and the MAX9258A should have the same settings for FAST. It is recommended to first program the FAST bit in the MAX9257A. Programming FAST to 1 results in shorter UART pulses on the differential link.

#### MAX9257A/MAX9258A Device Address Programming

The MAX9257A/MAX9258A have device addresses that can be programmed to any 7-bit address. <u>Table 30</u> shows the default addresses.




Figure 29. UART Read Packet

# Table 28. Control Channel Data Rate inBase Mode

MAX9257A REG8[1:0] MAX9258A REG7[1:0]	RANGE
00	95kbps–400kbps (default)
01	400kbps–1Mbps
10	1Mbps–4.25Mbps
11	1Mbps-4.25Mbps

# Table 29. Control Channel Data Rate inBypass Mode

MAX9257A REG8[5] MAX9258A REG7[5]	RANGE
0	DC-4.25Mbps
1	4.25Mbps-10Mbps

#### **Table 30. Default Device Address**

	DEFAULT			
DEVICE	BINARY	HEX		
MAX9257A	1111 1010	0xFA		
MAX9258A	1111 1000	0xF8		



### Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### 12C

The MAX9257A features a UART-to-I<sup>2</sup>C converter that converts UART packets to I<sup>2</sup>C. The UART-to-I<sup>2</sup>C converter works as a repeater between the ECU and external I<sup>2</sup>C slave devices. The MAX9257A acts as the master and converts UART read/write packets from the ECU to I<sup>2</sup>C read/write for external I<sup>2</sup>C slave devices. For writes, the UART-to-I<sup>2</sup>C converts the UART packets received directly into I<sup>2</sup>C. For reads, the UART-to-I<sup>2</sup>C converter follows the UART packet protocol. The I<sup>2</sup>C SCL clock period is approximately the same as the UART bit clock period (tUCLK). The I<sup>2</sup>C speed varies with UART speed.

I<sup>2</sup>C reads from the peripheral device do not disable the ETO timer. Choose ETO large enough so that I<sup>2</sup>C read commands are not lost due to ETO timing out.

#### I<sup>2</sup>C Timing

The MAX9257A acts like a master in I<sup>2</sup>C communication with the peripheral device. The MAX9257A takes less than 22 UART bit times to convert UART packets into I<sup>2</sup>C. The SCL and SDA timings are based on the UART bit clock. The I<sup>2</sup>C data rate is determined by UART and can range from 95kbps to 4.25Mbps. The I<sup>2</sup>C timing requirements scale linearly from fast mode to higher speeds. Table 31 shows the I<sup>2</sup>C timing information for data rates greater than 400kbps. The I<sup>2</sup>C parameters scale with t<sub>UCLK</sub>. See Figure 30 for timing parameters.

#### Table 31. Timing Information for I<sup>2</sup>C Data Rates Greater than 400kbps

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT
SCL Clock Frequency	fSCL	1	1		tUCLK*
Start Condition Hold Time	<sup>t</sup> HD:STA	1	1		<sup>t</sup> UCLK
Low Period of SCL Clock	tLOW	0.5	0.5		<sup>t</sup> UCLK
High Period of SCL Clock	thigh	0.5	0.5		<sup>t</sup> UCLK
Repeated START Condition Setup Time	tSU:STA	0.25	0.25		<sup>t</sup> UCLK
Data Hold Time	<sup>t</sup> HD:DAT	0.25	0.25		<sup>t</sup> UCLK
Data Setup Time	tsu:dat	0.25	0.25		<sup>t</sup> UCLK
Setup Time for STOP Condition	tsu:sto	0.25	0.25		<sup>t</sup> UCLK
Bus Free Time	tBUF	0.5	0.5		<sup>t</sup> UCLK

\*t<sub>UCLK</sub> is equal to one UART period.




Figure 30. I<sup>2</sup>C Timing Parameters

## Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### **Applications Information**

#### **Activity Detector**

#### **PRBS** Test

The devices have built-in circuits for testing bit errors on the serial link. The MAX9257A has a PRBS generator and the MAX9258A has a PRBS checker. The length of the PRBS pattern is programmable from 221 to 235 word length or continuous by programming REG9[7:4] in the MAX9257A. In case of errors, errors are counted in the MAX9258A PRBSERR register (REG12), and the ERROR output on the MAX9258A goes low. To start the test, the ECU writes a 1 to PRBSEN bit of both the MAX9257A and the MAX9258A. The PRBS test can be performed with or without spread spectrum. If the PRBS test is programmed to run continuously, the MAX9257A must be powered down to stop the test. When programmed for a finite number of repetitions, the control channel is enabled after the PRBS test finishes and serialization enable (SEREN) is reset to 0. To start normal operation. the ECU must disable PRBSEN and enable SEREN.

#### **Video Data Parity**

Parity protection of video data is programmable for parallel-word widths of 16 bits or less. When programmed, two parity bits are appended to each parallel word latched into the MAX9257A. In the MAX9258A, a 16-bit parity error counter logs parity errors. The ERROR output on the MAX9258A goes low if parity errors exceed a programmable threshold.

# Table 32. Maximum Data Rate at DifferentInput Offset Settings

OFFSET BITS (REG1[4:3)	TYPICAL INPUT OFFSET (mV)	MAXIMUM FREQUENCY (Mbps)
00	23	780
01	11	940
10	59	520
11	75	400

Most applications use the default activity-detector settings. If there is excessive noise on the link when the link is not driven (during control channel mode), increase the activity-detector offset to filter out noise amplitudes. Using a larger offset threshold affects the maximum data rate available. Table 32 lists the maximum recommended data rate at different input offset settings for a 150mV peak input signal.

#### **AC-Coupling Benefits**

AC-coupling increases the input voltage of the LVDS receiver to the voltage rating of the capacitor. Two from 18MHz to 42MHz capacitors are sufficient for isolation, but four capacitors—two at the serializer output and two at the deserializer input—provide protection if either end of the cable is shorted to a high voltage. AC-coupling blocks low-frequency ground shifts and common-mode noise.

#### **Selection of AC-Coupling Capacitors**

See Figure 31 for calculating the capacitor values for AC-coupling depending on the parallel clock frequency. The plot shows minimum capacitor values for two- and four-capacitor-per-link systems. To block the highest common-mode frequency shift, choose the minimum capacitor value shown in Figure 31. In general, 0.1µF capacitors are sufficient.




Figure 31. AC-Coupling Capacitor Values vs. Clock Frequency from 18MHz to 42MHz



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### **Optimally Choosing AC-Coupling Capacitors**

Voltage droop and the digital sum variaton (DSV) of transmitted symbols cause signal transitions to start from different voltage levels. Because the transition time is finite, starting the signal transition from different voltage levels causes timing jitter. The time constant for an AC-coupled link needs to be chosen to reduce droop and jitter to an acceptable level. The RC network for an AC-coupled link consists of the LVDS receiver termination resistor (RTR), the LVDS driver termination resistor (R<sub>TD</sub>), and the series AC-coupling capacitors (C). The RC time constant for four equal-value series capacitors is  $(C \times (R_{TD} + R_{TR}))/4$ . RTD and RTR are required to match the transmission line impedance (usually  $100\Omega$ ). This leaves the capacitor selection to change the system time constant. In the following example, the capacitor value for a droop of 2% is calculated:

$$C = -\frac{4 \times t_B \times DSV}{\ln(1 - D) \times (R_{TB} + R_{TD})}$$

where:

C = AC-coupling capacitor (F)

 $t_B = bit time(s)$ 

DSV = digital sum variation (integer)

ln = natural log

D = droop (% of signal amplitude)

 $R_{TD}$  = driver termination resistor ( $\Omega$ )

 $R_{TR}$  = receiver termination resistor ( $\Omega$ )

The bit time (t<sub>B</sub>) is the serial-clock period or the period of the pixel clock divided by the total number of bits. The maximum DSV for the MAX9257A encoding equals to the total number of bits transmitted in one pixel clock cycle. This means that t<sub>B</sub> x DSV = t<sub>T</sub>.

The capacitor for 2% maximum droop at 16MHz parallel rate clock is:

$$C = \frac{4 \times t_B \times DSV}{\ln(1 - D) \times (R_{TB} + R_{TD})}$$

Total number of bits is = 10 (data) + 2 (HSYNC and VSYNC) + 2 (encoding) + 2 (parity) = 16

$$C = -\frac{4 \times 3.91 \text{ns} \times 16}{\ln(1 - .02) \times (100\Omega + 100\Omega)}$$

 $C \ge 0.062 \mu F$ 

Jitter due to droop is proportional to the droop and transition time:

 $t_J = t_{TT} \times D$ 

where:

 $t_J = jitter(s)$ 

t<sub>TT</sub> = transition time(s) (0 to 100%)

D = droop (% of signal amplitude)

Jitter due to 2% droop and assumed 1ns transition time is:

 $t_{\rm J} = 1 \text{ns} \ge 0.02$ 

tj = 20ps

The transition time in a real system depends on the frequency response of the cable driven by the serializer.

The capacitor value decreases for a higher frequency parallel clock and for higher levels of droop and jitter. Use high-frequency, surface-mount ceramic capacitors.

#### **Power-Supply Circuits and Bypassing**

All single-ended inputs and outputs on the MAX9257A are powered from V<sub>CCIO</sub>. All single-ended outputs on the MAX9258A are powered from V<sub>CCOUT</sub>. V<sub>CCIO</sub> and V<sub>CCOUT</sub> can be connected to a +1.71V to +3.6V supply. The input levels or output levels scale with these supply rails.

#### **Board Layout**

Separate the LVCMOS/LVTTL signals and LVDS signals to prevent crosstalk. A four-layer PCB with separate layers for power, ground, LVDS, and digital signals is recommended. Layout PCB traces for 100 $\Omega$  differential characteristic impedance. The trace dimensions depend on the type of trace used (microstrip or stripline). Note that two 50 $\Omega$  PCB traces do not have 100 $\Omega$  differential impedance when brought close together—the impedance goes down when the traces are brought closer.

Route the PCB traces for an LVDS channel (there are two conductors per LVDS channel) in parallel to maintain the differential characteristic impedance. Place the  $100\Omega$ (typ) termination resistor at both ends of the LVDS driver and receiver. Avoid vias. If vias must be used, use only one pair per LVDS channel and place the via for each line at the same point along the length of the PCB traces. This way, any reflections occur at the same time. Do not make vias into test points for ATE. Make the PCB traces that make up a differential pair the same length to avoid skew within the differential pair.

### Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### **Cables and Connectors**

Interconnect for LVDS typically has a differential impedance of 100 $\Omega$ . Use cables and connectors that have matched differential impedance to minimize impedance discontinuities. Twisted-pair and shielded twisted-pair cables offer superior signal quality compared to ribbon cable and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode that is rejected by the LVDS receiver.

#### **Choosing I2C Pullup Resistors**

I<sup>2</sup>C requires pullup resistors to provide a logic-high level to data and clock lines. There are tradeoffs between power dissipation and speed, and a compromise must be made in choosing pullup resistor values. Every device connected to the bus introduces some capacitance even when device is not in operation. I<sup>2</sup>C specifies 300ns rise times to go from low to high (30% to 70%) for fast mode, which is defined for a date rate up to 400kbps (see I<sup>2</sup>C specifications for details). To meet the rise time requirement, choose the pullup resistors so the rise time t<sub>R</sub> = 0.85R<sub>PULLUP</sub> x C<sub>BUS</sub> < 300ns. If the transition time becomes too slow, the setup and hold times may not be met and waveforms will not be recognized.

#### MAX9257A Register Table

ADDRESS	BITS	DEFAULT	NAME	DESCRIPTION
0	7:6	10	PRATE	Pixel clock frequency range 00 = 5MHz to 10MHz 01 = 10MHz to 20MHz 10 = 20MHz to 40MHz (default) 11 = 40MHz to 70MHz
	5:4	11	SRATE	Serial-data rate range 00 = 60Mbps to 100Mbps 01 = 100Mbps to 200Mbps 10 = 200Mbps to 400Mbps 11 = 400Mbps to 840Mbps (default)
	3	0	PAREN	Parity enable 0 = disabled (default), 1 = enabled
2:0	2:0	101	PWIDTH	Parallel data width         (includes HSYNC and VSYNC, excludes DCB, INV, and parity bits)         000 = 10       100 = 18         001 = 12       101 = 18 (default)         010 = 14       110 = 18         011 = 16       111 = 18
1	7:5	000	SPREAD	Spread-spectrum setting           For PRATE ranges 00, 01: all spread options possible           For PRATE ranges 10, 11: maximum spread is 2%           000 = Off (default)         100 = Off           001 = 1.5%         101 = 3%           010 = 1.75%         110 = 3.5%           011 = 2%         111 = 4%
	4:0	11111		Reserved (set to 11111)



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### MAX9257A Register Table (continued)

ADDRESS	BITS	DEFAULT	NAME	DESCRIPTION		
	Control channel start timeout: (STO) times out if ECU does not start using control channel within this amount of time after control channel session is enabled.					
2	7:4	1010	STODIV	Control channel start timeout dividerPixel clock is first divided by: $0000 = 16$ $1000 = 256$ $0001 = 16$ $1001 = 512$ $0010 = 16$ $1010 = 1024$ (default) $0011 = 16$ $1011 = 2048$ $0100 = 16$ $1100 = 4096$ $0101 = 32$ $1101 = 8192$ $0110 = 64$ $1110 = 16,384$ $0111 = 128$ $1111 = 32,768$		
	3:0	0000	STOCNT	Control channel start timeout counter Divided pixel clock is used to count up to (STOCNT + 1)		
		hannel end tim dy used at leas		es out if ECU does not use control channel for this amount of time after it		
3	7:4	1010	ETODIV	Control channel end timeout dividerPixel clock is first divided by: $0000 = 16$ $1000 = 256$ $0001 = 16$ $1001 = 512$ $0010 = 16$ $1010 = 1024$ (default) $0011 = 16$ $1011 = 2048$ $0100 = 16$ $1100 = 4096$ $0101 = 32$ $1101 = 8192$ $0110 = 64$ $1110 = 16,384$ $0111 = 128$ $1111 = 32,768$		
	3:0	0000	ETOCNT	Control channel end timeout counter Divided pixel clock is used to count up to (ETOCNT + 1)		



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### MAX9257A Register Table (continued)

ADDRESS	BITS	DEFAULT	NAME	DESCRIPTION
	7	0	VEDGE	VSYNC active edge at camera interface 0 = falling (default), 1 = rising
	6			Reserved (set to 0)
	5	1	CKEDGE	PCLK active edge at camera interface 0 = falling, 1 = rising (default)
4	4	0	PD	Power mode 0 = power-up, 1 = power-down (when REM = 1 default is 1)
4	3	1	SEREN	Serialization enable 0 = disabled, 1 = enabled (when REM = 1 default is 0)
	2	0	BYPFPLL	Bypass filter PLL 0 = active (default), 1 = bypass
	1	0		Reserved (set to 0)
	0	0	PRBSEN	PRBS test enable 0 = disabled (default), 1 = enabled
_	7:1	1111101	DEVICEID	7-bit address of MAX9257A
5	0	0		Reserved (set to 0)
0	7:1	1111111	EF	End frame to close control channel
6	0	1		Reserved (set to 1)
7	7:1	1111100	DESID	7-bit address ID of MAX9258A
7	0	0		Reserved (set to 0)
	7	0	INTMODE	Interface mode 0 = UART (default), 1 = $I^2C$
	6	0	INTEN	Interface enable 0 = disabled (default), 1 = enabled
	5	0	FAST	Fast UART transceiver 0 = bit rate = DC to 4.25Mbps (default), 1 = bit rate = 4.25Mbps to 10Mbps
8	4:2	000	СТО	Timer to come back from bypass mode (in bit time)           000 = never come back (default)         100 = 64           001 = 16         101 = 80           010 = 32         110 = 96           011 = 48         111 = 112
	1:0	00	BITRATE	Control channel bit rate range in base mode 00 = 95kbps to 400kbps (default) 01 = 400kbps to 1000kbps 10 = 1000kbps to 4250kbps 11 = 1000kbps to 4250kbps



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### MAX9257A Register Table (continued)

ADDRESS	BITS	DEFAULT	NAME	DESCRIPTION		
	7:4	0000	PRBSLEN	PRBS test number of words 1111 = continuous else = 2 <sup>(PRBSLEN + 21)</sup>		
	3	0	GPIO9DIR	GPIO 9 direction 0 = input (default), 1 = output		
9	2	0	GPIO8DIR	GPIO 8 direction 0 = input (default), 1 = output		
	1	0	GPIO9*	General purpose input output 9		
	0	0	GPIO8*	General purpose input output 8		
	7	0	GPI07DIR	GPIO 7 direction 0 = input (default), 1 = output		
	6	0	GPIO6DIR	GPIO 6 direction 0 = input (default), 1 = output		
	5	0	GPIO5DIR	GPIO 5 direction 0 = input (default), 1 = output		
10	4	0	GPIO4DIR	GPIO 4 direction 0 = input (default), 1 = output		
10	3	0	GPIO3DIR	GPIO 3 direction 0 = input (default), 1 = output		
	2	0	GPIO2DIR	GPIO 2 direction 0 = input (default), 1 = output		
	1	0	GPIO1DIR	GPIO 1 direction 0 = input (default), 1 = output		
	0	0	GPIO0DIR	GPIO 0 direction 0 = input (default), 1 = output		
	7	0	GPIO7*	General purpose input output 7		
	6	0	GPIO6*	General purpose input output 6		
	5	0	GPIO5*	General purpose input output 5		
11	4	0	GPIO4*	General purpose input output 4		
	3	0	GPIO3*	General purpose input output 3		
	2	0	GPIO2*	General purpose input output 2		
	1	0	GPIO1*	General purpose input output 1		
	0	0	GPIO0*	General purpose input output 0		
12	7:5	111	PREEMP	LVDS driver preemphasis setting         000 = 20%       111 = off (default)         001 = 40%       101 = 20%         010 = 60%       110 = 20%         011 = 80%       100 = 100%		
	4:0	00000		Reserved (set to 00000)		
	7:2	000000		Reserved (set to 000000)		
13	1:0	00	I <sup>2</sup> CFILT	I <sup>2</sup> C glitch filter setting 00 = set according to programmed bit rate (default) 100ns at (95kbps to 400kbps) bit rate 50ns at (400kbps to 1000kbps) bit rate 10ns at (1000kbps to 4250kbps) bit rate 01 = 10ns, 10 = 50ns, 11 = 100ns		
14	7:1	(RO)		Reserved		
14	0	(RO)	LOCKED	PLL locked to pixel clock		
15	7:0	(RO)		Reserved		



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### MAX9258A Register Table

ADDRESS	BITS	DEFAULT	NAME		DESCRIPTION
	7:6	10	PRATE	Pixel clock frequency rang 00 = 5MHz to 10MHz 01 = 10MHz to 20MHz 10 = 20MHz to 40MHz (de 11 = 40MHz to 70MHz	
0	5:4	11	SRATE	Serial-data rate range 00 = 60Mbps to 100Mbps 01 = 100Mbps to 200Mbps 10 = 200Mbps to 400Mbps 11 = 400Mbps to 840Mbps	5
	3	0	PAREN	Parity enable	0 = disabled (default), 1 = enabled
	2:0	101	PWIDTH	Parallel data width (includes HSYNC and VSY 000 = 10 001 = 12 010 = 14 011 = 16	NC, excludes encoding and parity bits) 100 = 18 101 = 18 (default) 110 = 18 111 = 18
1	7:6	00	SPREAD	Spread-spectrum setting 00 = Off (default) 01 = 2%	10 = Off 11 = 4%
	5	0	AER	Autoerror reset 1 = Reset error count when control channel ends. 0 = Reset upon reading error registers 10, 11, 13 (default)	
I	4:3	00	ACTOFFSET	Activity detector offset level 00 = 23mV offset 01 = 11mV offset 10 = 59mV offset 11 = 75mV offset	
	2:0	000		Reserved (set to 000)	
			neout: (STO) time el session is ena		using control channel within this amount of
2	7:4	1010	STODIV	Control channel start timeo Pixel clock is first divided k 0000 = 16 0001 = 16 0010 = 16 0011 = 16 0100 = 16 0101 = 32 0110 = 64 0111 = 128	
	3:0	0000	STOCNT	Control channel start timed Divided pixel clock is used	out counter I to count up to (STOCNT + 1)



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### MAX9258A Register Table (continued)

ADDRESS	BITS	DEFAULT	NAME	DESCRIPTION
		channel end tim ady used at leas		es out if ECU does not use control channel for this amount of time after it
3	7:4	1010	ETODIV	Control channel end timeout dividerPixel clock is first divided by: $0000 = 16$ $1000 = 256$ $0001 = 16$ $1001 = 512$ $0010 = 16$ $1010 = 1024$ (default) $0011 = 16$ $1011 = 2048$ $0100 = 16$ $1100 = 4096$ $0101 = 32$ $1101 = 8192$ $0110 = 64$ $1110 = 16,384$ $0111 = 128$ $1111 = 32,768$
	3:0	0000	ETOCNT	Control channel end timeout counter Divided pixel clock is used to count up to (ETOCNT + 1)
	7 0 VEDGE		VEDGE	VSYNC active edge at ECU interface 0 = falling (default), 1 = rising
	6	0	HEDGE	HSYNC active edge at ECU interface 0 = falling (default), 1 = rising
	5	1	CKEDGE	PCLK active edge at ECU interface 0 = falling, 1 = rising (default)
4	4	0		Reserved (set to 0)
	3	0	ACTLP	0 = stretcher output pulse is short 1 = stretcher output pulse is long
	2:1	00		Reserved (set to 00)
	0	0	PRBSEN	PRBS test enable 0 = disabled (default), 1 = enabled
_	7:1	1111100	DEVICEID	7-bit address of MAX9258A
5	0	0		Reserved (set to 0)
0	7:1	1111111	EF	End frame to close control channel
6	0	1		Reserved (set to 1)



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### MAX9258A Register Table (continued)

ADDRESS	BITS	DEFAULT	NAME	DESCRIPTION
	7	0	INTMODE	Interface mode $0 = UART$ (default), $1 = I^2C$
	6	0	INTEN	Interface enable 0 = disabled (default), 1 = enabled
	5	0	FAST	Fast UART transceiver 0 = bit rate = DC to 4.25Mbps (default), 1 = bit rate = 4.25Mbps to 10 Mbps
7	4:2	000	сто	Timer to come back from bypass mode (in bit time)         000 = never come back (default)       100 = 64         001 = 16       101 = 80         010 = 32       110 = 96         011 = 48       111 = 112
	1:0	00	BITRATE	Control channel bit rate range in base mode 00 = 95kbps to 400kbps (default) 01 = 400kbps to 1000kbps 10 = 1000kbps to 4250kbps 11 = 1000kbps to 4250kbps
8	7:0	00010000	PATHRLO	Threshold for number of video parity errors (8 LSBs) If the number of errors exceeds this value, ERR pin is asserted.
9	7:0	00000000	PATHRHI Threshold for number of video parity errors (8 MSBs) If the number of errors exceeds this value, ERR pin is asserted.	
10	7:0	(RO)	PAERRLO	Number of video parity errors (8 LSBs)
11	7:0	(RO)	PAERRHI	Number of video parity errors (8 MSBs)
12	7:0	(RO)	PRBSERR	PRBS test number of bit errors Automatically reset when PRBS test is disabled 0xFF indicates 255 or more errors
	7:5	(RO)		Reserved
	4	(RO)	DESPERR	Parity error during communication with deserializer
13	3	(RO)	DESFERR	Frame error during communication with deserializer
13	2	(RO)	SERPERR	Parity error during communication with serializer
	1	(RO)	SERFERR	Frame error during communication with serializer
	0	(RO)	I <sup>2</sup> CERR Error during communication with camera in I <sup>2</sup> C mode	
14	7:0	(RO)		Reserved



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

#### **ESD** Protection

The MAX9257A/MAX9258A ESD tolerance is rated for Human Body Model, Machine Model, IEC 61000-4-2 and ISO 10605. The ISO 10605 and IEC 61000-4-2 standards specify ESD tolerance for electronic systems. LVDS outputs on the MAX9257A and LVDS inputs on the MAX9258A meet ISO 10605 ESD protection and IEC 61000-4-2 ESD protection. All other pins meet the Human




Figure 32. IEC 61000-4-2 Contact Discharge ESD Test Circuit




Figure 34. ISO 10605 Contact Discharge ESD Test Circuit

Body Model and Machine Model ESD tolerances. The Human Body Model discharge components are  $C_S = 100 \text{pF}$  and  $R_D = 1.5 \text{k}\Omega$  (Figure 33). The IEC 61000-4-2 discharge components are  $C_S = 150 \text{pF}$  and  $R_D = 330 \Omega$  (Figure 32). The ISO 10605 discharge components are  $C_S = 330 \text{pF}$  and  $R_D = 2 \text{k}\Omega$  (Figure 34). The Machine Model discharge components are  $C_S = 200 \text{pF}$  and  $R_D = 0\Omega$  (Figure 35).




Figure 33. Human Body ESD Test Circuit





Figure 35. Machine Model ESD Test Circuit




# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

### **Functional Diagram**



### Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

### **Typical Operating Circuit**



### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX9257AGTL/V+	-40°C to +105°C	40 TQFN-EP*
MAX9257AGCM/V+	-40°C to +105°C	48 LQFP
MAX9258AGCM/V+	-40°C to +105°C	48 LQFP

N denotes an automotive qualified part.

+Denotes a lead(Pb)-free/RoHS-compliant package. \*EP = Exposed pad.

### **Chip Information**

PROCESS: BICMOS

### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maxim-ic.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
40 TQFN	T4055+1	<u>21-0140</u>	<u>90-0016</u>
48 LQFP	C48+3	<u>21-0054</u>	<u>90-0093</u>



# Fully Programmable Serializer/Deserializer with UART/I<sup>2</sup>C Control Channel

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	6/11	Initial release	—
1	9/11	Changed ACTOFFSET range settings from 00 = $11mV$ to $23mV$ and $01 = 23mV$ to $11mV$	7, 24, 41, 47

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

#### Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 \_

© 2011 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.

53