

#### **PRODUCTION DATA SHEET**

## ABSOLUTE MAXIMUM RATINGS (NOTE 1)

Power Dissipation	Internally Limited
Input Voltage	
Input to Output Voltage Differential	
Operating Junction Temperature	
Storage Temperature Range	
Peak Package Solder Reflow Temp (40 seconds max. exposure)	

Note 1: Exceeding these ratings could cause damage to the device. All voltages are with respect to Ground. Currents are positive into, negative out of specified terminal.

## THERMAL DATA

$\mathbf{D}\mathbf{D}$	Plastic	TO-263	3-Pin
	1 lastic	10-203	J-1 III

THERMAL RESISTANCE-JUNCTION TO AMBIENT,  $\theta_{JA}$  60°C/W
THERMAL RESISTANCE-JUNCTION TO TAB,  $\theta_{JT}$  2.7°C/W

## P Plastic TO-220 3-Pin

THERMAL RESISTANCE-JUNCTION TO AMBIENT, $\theta_{JA}$	60°C/W
THERMAL RESISTANCE-JUNCTION TO TAB, $\theta_{ m JT}$	2.7°C/W

## DT Plastic TO-252 3-Pin

THERMAL RESISTANCE-JUNCTION TO AMBIENT, θ<sub>JA</sub>

60°C/W

THERMAL RESISTANCE-JUNCTION TO TAB, θ<sub>JT</sub>

2.7°C/W

Junction Temperature Calculation:  $T_J = T_A + (P_D \times \theta_{JT})$ .


The  $\theta_{JA}$  &  $\theta_{JT}$  numbers are guidelines for the thermal performance of the device/pc-board system. All of the above assume no ambient airflow.

# TAB is V<sub>OUT</sub> DD PACKAGE (3-PIN) (Top View) TAB is V<sub>OUT</sub> ADJ/ GND\* DT PACKAGE (3-PIN) (Top View) V<sub>IN</sub> ADJ/ GND\* DT PACKAGE (3-PIN) (Top View) V<sub>IN</sub> ADJ/ GND\*

\*Pin 1 is GND for fixed voltage versions RoHS 100% Matte Tin Lead Finish

P PACKAGE (3-PIN)

(Top View)



Copyright © 2000 Rev. 2.0b, 2005-10-25



#### **PRODUCTION DATA SHEET**

## **ELECTRICAL CHARACTERISTICS**

Unless otherwise specified, the following specifications apply over the operating ambient temperature for the LX8385x-xxC with  $0^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$  and the LX8385-xxI with  $-25^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$  except where otherwise noted. Test conditions:  $V_{\text{IN}}$ - $V_{\text{OUT}}$  = 3V;  $I_{\text{OUT}}$  = 3A. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.

Parameter		Symbol	Test Conditions		Test Conditions LX8385x-xx		(X	Units	
		Cynnoci	Test conditions	Min	Тур	Max	Oilita		
LX8385-00 / 8385A	-00 / 8385B-00 (AD	JUSTABLE	≣)						
			I <sub>OUT</sub> = 10mA, T <sub>A</sub> = 25°C	1.238	1.250	1.262	V		
Reference Voltage (Note 4)	LX8385/85A-00	$V_{RFF}$	$10mA \le I_{OUT} \le 3A, 1.5V \le (V_{IN} - V_{OUT}),$ $V_{IN} \le 10V, P \le P_{MAX}$	1.225	1.250	1.270	V		
	LX8385B-00	* KEF	$I_{OUT} = 10 \text{mA}, T_A = 25^{\circ}\text{C}$	1.240	1.250	1.260	V		
	EX0303B-00		$10mA \le I_{OUT} \le 3A, 1.5V \le (V_{IN} - V_{OUT}), V_{IN} \le 10V, P \le P_{MAX}$	1.238	1.250	1.262	V		
Line Regulation (No	te 2)	$\Delta V_{REF}$ $(V_{IN})$	$1.5V \le (V_{IN} - V_{OUT}), V_{IN} \le 7V, I_{OUT} = 10\text{mA}$		0.015	0.2	%		
Load Regulation (No	ote 2)	$\Delta V_{REF}$ ( $I_{OUT}$ )	$V_{OUT} \ge V_{REF}, V_{IN} - V_{OUT} = 3V,$ $10mA \le I_{OUT} \le 3A$		0.15	0.5	%		
Thermal Regulation		ΔV <sub>OUT</sub> (Pwr)	T <sub>A</sub> = 25°C, 20ms pulse		0.01	0.04	% / V		
Ripple Rejection (No	ote 3)		$V_{OUT} = 5V$ , f= 120Hz, $C_{OUT} = 100\mu F$ Tantalum, $V_{IN} = 6.5V$ , $C_{ADJ} = 10\mu F$ , $I_{OUT} = 3A$	65	83		dB		
Adjust Pin Current		I <sub>ADJ</sub>			55	100	μΑ		
Adjust Pin Current (	Change (Note 4)	$\Delta I_{ADJ}$	$10\text{mA} \le I_{\text{OUT}} \le \frac{I_{\text{OUT}(MAX)}}{10\text{ N}}$ , $1.5\text{V} \le (V_{\text{IN}} - V_{\text{OUT}})$ , $V_{\text{IN}} \le 10\text{ V}$		0.2	5	μΑ		
Dropout Voltage	LX8385-00	ΔV	$\Delta V_{REF} = 1\%$ , $I_{OUT} = 3A$		1.2	1.5	V		
	LX8385A/85B-00	Δν	$\Delta V_{REF} = 1\%$ , $I_{OUT} = 3A$		1.1	1.3	V		
Minimum Load Curr	ent	I <sub>OUT(MIN)</sub>	V <sub>IN</sub> ≤ 10V		2	10	mA		
Maximum Output Co	urrent	I <sub>OUT(MAX)</sub>	$(V_{IN} - V_{OUT}) \le 7V, V_{IN} \le 10V$	3	3.5		Α		
Long Term Stability	(Note 3)	$\Delta V_{OUT}(t)$	T <sub>A</sub> = 125°C, 1000 hours		0.3	1	%		
Temperature Stabili		$\Delta V_{OUT}(T)$			0.25		%		
RMS Output Noise (Note 3)	(% of V <sub>OUT</sub> )	$\Delta V_{\text{OUT}(\text{RMS})}$	T <sub>A</sub> = 25°C, 10Hz ≤ f ≤ 10kHz		0.003		%		
LX8385-33/ 8385A-	33/ 8385B-33 (3.3V	FIXED)							
Output Valtage	LX8385/85A-33		V <sub>IN</sub> = 5V, I <sub>OUT</sub> = 0mA, T <sub>A</sub> = 25°C	3.267	3.3	3.333	V		
Output Voltage (Note 4)	LX8385/85A-33	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$4.75V \le V_{IN} \le 10V$ , $0mA \le I_{OUT} \le 3A$ , $P \le P_{MAX}$	3.235	3.3	3.365	V		
` '	1 V020ED 22	V <sub>OUT</sub>	V <sub>IN</sub> = 5V, I <sub>OUT</sub> = 0mA, T <sub>A</sub> = 25°C	3.274	3.3	3.326	V		
	LX8385B-33		$4.75V \le V_{IN} \le 10V$ , $0A \le I_{OUT} \le 3A$ , $P \le P_{MAX}$	3.267	3.3	3.333	V		
		$\Delta V_{ m OUT}$	4.75V ≤ V <sub>IN</sub> ≤ 7V		1	6	m\		
Line Regulation (no	te 2)	(V <sub>IN</sub> )	4.75V ≤ V <sub>IN</sub> ≤ 10V		2	10	m\		
Load Regulation (no	ote 2)	$\Delta V_{OUT}$ $(I_{OUT})$	$V_{IN} = 5V$ , $0mA \le I_{OUT} \le I_{OUT(MAX)}$		5	15	m\		
Thermal Regulation		ΔV <sub>OUT</sub> (Pwr)	T <sub>A</sub> = 25°C, 20ms pulse		0.01	0.02	% /		
Ripple Rejection (no	ote 3)		C <sub>OUT</sub> = 100µF (Tantalum), I <sub>OUT</sub> = 3A	60	83		dE		
Quiescent Current		ΙQ	$0mA \le I_{OUT} \le I_{OUT(MAX)}, 4.75V \le V \le 10V$		4	10	m/		
Dropout Voltage	LX8385-33	,	$\Delta V_{OUT} = 1\%$ , $I_{OUT} \le I_{OUT(MAX)}$		1.2	1.5	V		
. 0	LX8385A/85B-33	ΔV	$\Delta V_{OUT} = 1\%$ , $I_{OUT} \le I_{OUT(MAX)}$		1.1	1.3	V		



#### **PRODUCTION DATA SHEET**

## **ELECTRICAL CHARACTERISTICS (CONTINUED)**

Unless otherwise specified, the following specifications apply over the operating ambient temperature for the LX8385x-xxC with  $0^{\circ}\text{C} \leq T_{A} \leq 125^{\circ}\text{C}$  and the LX8385-xxI with  $-25^{\circ}\text{C} \leq T_{A} \leq 125^{\circ}\text{C}$  except where otherwise noted. Test conditions:  $V_{\text{IN}}$ - $V_{\text{OUT}}$  = 3V;  $I_{\text{OUT}}$  = 3A. Low duty cycle pulse testing techniques are used which maintains junction and case temperatures equal to the ambient temperature.

Parameter	Symbol	Test Conditions	L)	(8385x-x	ΧX	Units
r ai ailletei	Syllibol	Symbol Test Conditions		Тур	Max	Units
LX8385-33 / 8385A-33 / 8385B- (3.3V	FIXED)(CON	TINUED)				
Maximum Output Current	I <sub>OUT(MAX)</sub>	V <sub>IN</sub> ≤ 7V	3	3.5		Α
Temperature Stability (Note 3)	$\Delta V_{OUT}(T)$			0.25		%
Long Term Stability (Note 3)	ΔV <sub>OUT</sub> (t)	T <sub>A</sub> =125°C, 1000 hours		0.3	1	%
RMS Output Noise (% of V <sub>OUT</sub> ) (Note 3)	V <sub>OUT (RMS)</sub>	T <sub>A</sub> =25°C, 10Hz ≤ f ≤ 10kHz		0.003		%
LX8385-05 / 8385A-05 / 8385B-05 (5.0	V FIXED)					
Outsid Valleria		V <sub>IN</sub> =7V, I <sub>OUT</sub> =0mA, T <sub>A</sub> =25°C	4.950	5.00	5.050	V
Output Voltage LX8385/85A-05 (Note 4)		$7V \le V_{IN} \le 10V$ , $0mA \le I_{OUT} \le 3A$ , $P \le P_{MAX}$	4.900	5.00	5.100	V
LX8385B-05	V <sub>OUT</sub>	V <sub>IN</sub> =7V, I <sub>OUT</sub> =0mA, T <sub>A</sub> =25°C	4.960	5.00	5.040	V
EX0303B-03		$7V \le V_{IN} \le 10V$ , $0mA \le I_{OUT} \le 3A$ , $P \le P_{MAX}$	4.950	5.00	5.050	V
Line Regulation (Note 2)	$\Delta V_{OUT}(V_{IN})$	7V ≤ V <sub>IN</sub> ≤ 10V		2	10	mV
Load Regulation (Note 2)	ΔV <sub>OUT</sub> (I <sub>OUT</sub> )	V <sub>IN</sub> =7V, 0mA ≤ I <sub>OUT</sub> ≤ I <sub>OUT(MAX)</sub>		5	25	mV
Thermal Regulation	ΔV <sub>OUT</sub> (Pwr)	T <sub>A</sub> =25°C, 20ms pulse		0.01	0.02	% / W
Ripple Rejection (Note 3)		C <sub>OUT</sub> =100μF (Tantalum), I <sub>OUT</sub> =3A	60	83		dB
Quiescent Current	ΙQ	0mA ≤ I <sub>OUT</sub> ≤ I <sub>OUT(MAX)</sub> , 4.75V ≤ V <sub>IN</sub> ≤ 10V		4	10	mA
Dropout Voltage LX8385-33	ΔV	ΔV <sub>OUT</sub> =1%, I <sub>OUT</sub> ≤ I <sub>OUT(MAX)</sub>		1.2	1.5	V
LX8385A/85B-33	Δν	ΔV <sub>OUT</sub> =1%, I <sub>OUT</sub> ≤ I <sub>OUT(MAX)</sub>		1.1	1.3	V
Maximum Output Current	I <sub>OUT(MAX)</sub>	V <sub>IN</sub> ≤ 10V	3	3.5		Α
Temperature Stability (Note 3)	ΔV <sub>OUT</sub> (T)			0.25		%
Long Term Stability (Note 3)	ΔV <sub>OUT</sub> (t)	T <sub>A</sub> =125°C, 1000 hours		0.3	1	%
RMS Output Noise (% of V <sub>OUT</sub> ) (Note 3)	V <sub>OUT (RMS)</sub>	T <sub>A</sub> =25°C, 10Hz <u>&lt;</u> f <u>&lt;</u> 10kHz		0.003		%

- Note 2 Regulation is measured at constant junction temperature, using pulse testing with a low duty cycle. Changes in output voltage due to heating effects are covered under the specification for thermal regulation.
- Note 3 These parameters, although guaranteed are not tested in production.
- Note 4 See Maximum Output Current Section



#### **PRODUCTION DATA SHEET**

## **APPLICATION NOTES**

The LX8385/85A/85B Series ICs are easy to use Low-Dropout (LDO) voltage regulators. They have all of the standard self-protection features expected of a voltage regulator: short circuit protection, safe operating area protection and automatic thermal shutdown if the device temperature rises above approximately 165°C.

Use of an output capacitor is REQUIRED with the LX8385/85A/85B series. Please see the table below for recommended minimum capacitor values.

These regulators offer a more tightly controlled reference voltage tolerance and superior reference stability when measured against the older pin-compatible regulator types that they replace.

#### **STABILITY**

The output capacitor is part of the regulator's frequency compensation system. Many types of capacitors are available, with different capacitance value tolerances, capacitance temperature coefficients, and equivalent series impedances. For all operating conditions, connection of a  $220\mu F$  aluminum electrolytic capacitor or a  $47\mu F$  (<400m $\Omega$  ESR) solid tantalum capacitor between the output terminal and ground will guarantee stable operation.

If a bypass capacitor is connected between the output voltage adjust (ADJ) pin and ground, ripple rejection will be improved (please see the section entitled "RIPPLE REJECTION"). When ADJ pin bypassing is used, the required output capacitor value increases. Output capacitor values of  $220\mu F$  (aluminum) or  $47\mu F$  (tantalum) provide for all cases of bypassing the ADJ pin. If an ADJ pin bypass capacitor is not used, smaller output capacitor values are adequate. The table below shows recommended minimum capacitance values for operation.

#### **Minimum Capacitor Values**

INPUT	OUTPUT	ADJ
10µF	15µF Tantalum, 100µF Aluminum	None
10uF	47µF Tantalum, 220µF Aluminum	15uF

To ensure good transient response from the power supply system under rapidly changing current load conditions, designers generally use several output capacitors connected in parallel. Such an arrangement serves to minimize the effects of the parasitic resistance (ESR) and inductance (ESL) that are present in all capacitors. Cost-effective solutions that sufficiently limit ESR and ESL effects generally result in total capacitance values in the range of hundreds to thousands of microfarads, which is more than adequate to meet regulator output capacitor specifications. Output capacitance values may be increased without limit.

The circuit shown in Figure 1 can be used to observe the transient response characteristics of the regulator in a power system under changing loads. The effects of different capacitor types and values on transient response parameters, such as overshoot and under-shoot, can be compared quickly in order to develop an optimum solution.




FIGURE 1 - DYNAMIC INPUT AND OUTPUT TEST

#### OVERLOAD RECOVERY

Like almost all IC power regulators, the LX8385/85A/85B regulators are equipped with Safe Operating Area (SOA) protection. The SOA circuit limits the regulator's maximum output current to progressively lower values as the input-to-output voltage difference increases. By limiting the maximum output current, the SOA circuit keeps the amount of power that is dissipated in the regulator itself within safe limits for all values of input-to-output voltage within the operating range of the regulator. The LX8385/85A/85B SOA protection system is designed to be able to supply some output current for all values of input-to-output voltage, up to the device breakdown voltage.

Under some conditions, a correctly operating SOA circuit may prevent a power supply system from returning to regulated operation after removal of an intermittent short circuit at the output of the regulator. This is a normal mode of operation, which can be seen, in most similar products, including older devices such as 7800 series regulators. It is most likely to occur when the power system input voltage is relatively high and the load impedance is relatively low.

When the power system is started "cold", both the input and output voltages are very close to zero. The output voltage closely follows the rising input voltage, and the input-to-output voltage difference is small. The SOA circuit therefore permits the regulator to supply large amounts of current as needed to develop the designed voltage level at the regulator output.

Now consider the case where the regulator is supplying regulated voltage to a resistive load under steady state conditions. A moderate input-to-output voltage appears across the regulator but the voltage difference is small enough that the SOA circuitry allows sufficient current to flow through the regulator to develop the designed output voltage across the load resistance. If the output resistor is short-circuited to ground, the input-to-output voltage difference across the regulator suddenly becomes larger by the amount of voltage that had appeared across the load resistor. The SOA circuit reads the increased input-to-output voltage, and cuts back the amount of current that it will permit the regulator to supply to its output terminal. When the short circuit across the output resistor is removed, all the regulator output current will again flow through the output resistor. The maximum current that the regulator can supply to the resistor will be limited by the SOA circuit, based on the large input-to-output



#### **PRODUCTION DATA SHEET**

## APPLICATION NOTES (CONTINUED)

#### OVERLOAD RECOVERY (continued)

voltage across the regulator at the time the short circuit is removed from the output. If this limited current is not sufficient to develop the designed voltage across the output resistor, the voltage will stabilize at some lower value, and will never reach the designed value. Under these circumstances, it may be necessary to cycle the input voltage down to zero in order to make the regulator output voltage return to regulation.

#### RIPPLE REJECTION

Ripple rejection can be improved by connecting a capacitor between the ADJ pin and ground. The value of the capacitor should be chosen so that the impedance of the capacitor is equal in magnitude to the resistance of R1 at the ripple frequency. The capacitor value can be determined by using this equation:

$$C = \frac{1}{\left(6.28 \times F_R \times R1\right)}$$

= the value of the capacitor in Farads; select an equal or larger standard value.

 $F_R \equiv \text{the ripple frequency in Hz}$  $R1 \equiv \text{the value of resistor } R1 \text{ in ohms}$ 

At a Ripple frequency of 120Hz, with R1=  $100\Omega$ :

$$C = \frac{1}{(6.28 \times 120 \text{Hz} \times 100\Omega)} = 13.3 \mu\text{F}$$

The closest equal or larger standard value should be used, in this case, 15µF. When an ADJ pin bypass capacitor is used, output ripple amplitude will be essentially independent of the output voltage. If an ADJ pin bypass capacitor is not used, output ripple will be proportional to the ratio of the output voltage to the reference voltage:

$$M = \frac{V_{OUT}}{V_{REF}}$$

= a multiplier for the ripple seen when the ADJ pin is optimally bypassed.

For example, if  $V_{OUT}$  = 2.5V the output ripple will be:

$$M = \frac{2.5 \text{V}}{1.25 \text{V}} = 2$$

Output ripple will be twice as bad as it would be if the ADJ pin were to be bypassed to ground with a properly selected capacitor.

#### **OUTPUT VOLTAGE**

The LX8385/85A/85B ICs develop a 1.25V reference voltage between the output and the adjust terminal (See Figure 2). By placing a resistor, R1, between these two terminals, a constant current is caused to flow through R1 and down through R2 to set the overall output voltage. Normally this current is the specified minimum load current of 10mA. Because I<sub>ADJ</sub> is very small and constant when compared with the current through R1, it represents a small error and can usually be ignored.




FIGURE 2 - BASIC ADJUSTABLE REGULATOR

#### LOAD REGULATION

Because the LX8385/85A/85B regulators are three-terminal devices, it is not possible to provide true remote load sensing. Load regulation will be limited by the resistance of the wire connecting the regulator to the load. The data sheet specification for load regulation is measured at the bottom of the package. Negative side sensing is a true Kelvin connection, with the bottom of the output divider returned to the negative side of the load. Although it may not be immediately obvious, best load regulation is obtained when the top of the resistor divider, (R1), is connected directly to the case of the regulator, not to the load. This is illustrated in Figure 3. If R1 were connected to the load, the effective resistance between the regulator and the load would

$$R_{Peff} = R_P \times \left(\frac{R2 + R1}{R1}\right)$$

where:  $R_P$ Actual parasitic line resistance.

When the circuit is connected as shown in Figure 3, the parasitic resistance appears as its actual value, rather than the higher  $R_{Peff}$ .




FIGURE 3 - CONNECTIONS FOR BEST LOAD REGULATION



#### **PRODUCTION DATA SHEET**

## APPLICATION NOTES (CONTINUED)

#### LOAD REGULATION (continued)

Even when the circuit is configured optimally, parasitic resistance can be a significant source of error. A 20 mil. wide PC trace built from 1 oz. copper-clad circuit board material has a parasitic resistance of about 25 milliohms per inch of its length at room temperature. If a 3-terminal regulator used to supply 2.50 volts is connected by 2 inches of this trace to a load which draws 1.5 amps of current, a 75 millivolt drop will appear between the regulator and the load. Even when the regulator output voltage is precisely 2.50 volts, the load will only see 2.43 volts, which is a 3% error. It is important to keep the connection between the regulator output pin and the load as short as possible, and to use wide traces or heavy-gauge wire.

The minimum specified output capacitance for the regulator should be located near the regulator package. If several capacitors are used in parallel to construct the power system output capacitance, any capacitors beyond the minimum needed to meet the specified requirements of the regulator should be located near the sections of the load that require rapidly-changing amounts of current. Placing capacitors near the sources of load transients will help ensure that power system transient response is not impaired by the effects of trace impedance.

To maintain good load regulation, wide traces should be used on the input side of the regulator, especially between the input capacitors and the regulator. Input capacitor ESR must be small enough that the voltage at the input pin does not drop below V<sub>IN(MIN)</sub> during transients.

$$V_{IN(MIN)} = V_{OUT} + V_{DROPOUT(MAX)}$$

≡ the lowest allowable instantaneous where: V<sub>IN(MIN)</sub>

voltage at the input pin.

≡ the designed output voltage for the  $V_{OUT}$ 

power supply system.

V<sub>DROPOUT(MAX)</sub> = the specified dropout voltage for the

installed regulator.

#### THERMAL CONSIDERATIONS

The LX8385/85A/85B regulators have internal power and thermal limiting circuitry designed to protect each device under overload conditions. For continuous normal load conditions, however, maximum junction temperature ratings must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. This includes junction to case, case to heat sink interface, and heat sink thermal resistance itself.

Junction-to-case thermal resistance is specified from the IC junction to the back surface of the case directly opposite the die. This is the lowest resistance path for heat flow. Proper mounting is required to ensure the best possible thermal flow from this area of the package to the heat sink. Thermal compound at the case to heat sink interface is strongly recommended. If the case of the device must be electrically isolated, a thermally conductive spacer can be used, as long as its added contribution to thermal resistance is considered. Note that the case of all devices in this series is electrically connected to the output.

Example

Given:

 $V_{OUT} =$ 2.5V

 $I_{OUT}$   $T_{A}$   $R_{\theta JT}$ 50°C

2.7°C/W for TO-220

Proper Heat Sink to keep IC's junction temperature Find:

below 125°C.\*\*

Solution: The junction temperature is:

$$T_{J} = P_{D}(R_{\theta JT} + R_{\theta CS} + R_{\theta SA}) + T_{A}$$

Dissipated power. where:  $P_D$ 

> Thermal resistance from the junction to  $R_{\theta JT}$

the mounting tab of the package.

 $R_{\theta CS}$ Thermal resistance through the interface between the IC and the

surface on which it is mounted. (1.0°C/W at 6 in-lbs mounting screw

 $R_{\theta SA}$ Thermal resistance from the mounting surface to ambient (thermal resistance

of the heat sink).

Ts Heat Sink Temperature.

$$\frac{T_{J}}{R_{\theta JT}} \underbrace{K_{CS}}_{R_{\theta CS}} \underbrace{K_{SA}}_{R_{\theta SA}}$$

First, find the maximum allowable thermal resistance of the heat sink:

$$R_{\theta SA} = \frac{T_{J} - T_{A}}{P_{D}} - (R_{\theta JT} + R_{\theta CS})$$

$$P_D = (V_{IN(MAX)} - V_{OUT})I_{OUT} = (5.0V - 2.5V) \times 1.5A$$
  
 $P_D = 3.75W$ 

$$R_{\theta SA} = \frac{125^{\circ}C - 50^{\circ}C}{(5.0V - 2.5V)^{*}1.5A} - (2.7^{\circ}C/W + 1.0^{\circ}C/W)$$

$$R_{\theta SA} = 16.3^{\circ}C/W$$

Next, select a suitable heat sink. The selected heat sink must have  $R_{\theta SA} < 3.1$ °C/W. Thermalloy heatsink 6230B has  $R_{\theta SA} =$ 

Finally, verify that junction temperature remains within specification using the selected heat sink:

$$T_{_{\mathrm{J}}} = 3.75 \text{W} (2.7 \, ^{\circ} \text{C/W} + 1.0 \, ^{\circ} \text{C/W} + 12.0 \, ^{\circ} \text{C/W}) + 50 \, ^{\circ} \text{C}$$
 
$$T_{_{\mathrm{J}}} = 109 \, ^{\circ} \text{C}$$

<sup>\*\*</sup> Although the device can operate up to 150°C junction, it is recommended for long term reliability to keep the junction temperature below 125°C whenever possible.



#### **PRODUCTION DATA SHEET**

## TYPICAL APPLICATIONS





FIGURE 4 - IMPROVING RIPPLE REJECTION



\* Needed if device is far from filter capacitors.

\* \*
$$V_{OUT} = 1.25V \left( 1 + \frac{R2}{R1} \right)$$

FIGURE 5 - 1.2V - 8V ADJUSTABLE REGULATOR




FIGURE 6 - 5V REGULATOR WITH SHUTDOWN




FIGURE 7 - FIXED 3.3V OUTPUT REGULATOR

Note A: 
$$V_{IN(MIN)} = (Intended V_{OUT}) + V_{DROPOUT(MAX)}$$




**PRODUCTION DATA SHEET** 

## PACKAGE DIMENSIONS

#### P


# 3-Pin Plastic TO-220



Dim	MILLIN	METERS	INCHES		
Dilli	MIN	MAX	MIN	MAX	
Α	14.22	15.88	0.560	0.625	
В	9.65	10.67	0.380	0.420	
С	3.56	4.83	0.140	0.190	
D	0.51	1.14	0.020	0.045	
F	3.53	4.09	0.139	0.161	
G	2.54	BSC	0.100 BSC		
Η		6.35		0.250	
J	0.30	1.14	0.012	0.045	
K	12.70	14.73	0.500	0.580	
L	1.14	1.27	0.045	0.050	
N	5.08	TYP	0.200 TYP		
Q	2.54	3.05	0.100	0.120	
R	2.03	2.92	0.080	0.115	
S	1.14	1.40	0.045	0.055	
Т	5.84	6.86	0.230	0.270	
J	0.508	1.14	0.020	0.045	

# DD

## 3-Pin Plastic TO-263



Dim	MILLIMETERS		INCHES		
Dilli	MIN	MAX	MIN	MAX	
Α	10.03	10.67	0.395	0.420	
В	8.51	9.17	0.335	0.361	
С	4.19	4.59	0.165	0.181	
D	1.14	1.40	0.045	0.055	
Е	0.330	0.51	0.013	0.020	
F	1.19	1.34	0.047	0.053	
G	2.41	2.66	0.095	0.104	
Н	2.29	2.79	0.090	0.110	
I	ı	1.65	_	0.065	
J	0	0.25	0	0.010	
K	14.60	15.87	0.575	0.625	
M	•	7°		7°	
N	,	3°	3°		


Note: Dimensions do not include mold flash or protrusions; these shall not exceed 0.155mm(.006") on any side. Lead dimension shall not include solder coverage.



PRODUCTION DATA SHEET

## PACKAGE DIMENSIONS


# DT 3-Pin Plastic TO-252



Dim	MILLIM	IETERS	INCHES		
Dilli	MIN	MAX	MIN	MAX	
Α	6.47	6.73	0.255	0.265	
В	5.97	6.23	0.235	0.245	
С	2.16	2.42	0.085	<mark>0</mark> .095	
D	0.68	0.94	0.027	0.037	
E	0.38	0.64	0.015	0.025	
F	0.63	0.89	0.025	0.035	
G	2.16	2.42	0.085	0.095	
H	0.84	1.10	0.033	0.043	
	0.89	1.15	0.035	0.045	
J	2.44	2.70	0.096	0.106	
K	9.55	9.81	0.376	0.386	
L	5.20	5.46	0.205	0.215	
M	7.	0°	7.	0°	
N	0.51	0.77	0.020	0.030	
O	0.51	0.77	0.020	0.030	
P	4.19	4.45	0.165	0.175	
Q	0.76	1.02	0.030	0.040	
R	0.48	0.74	0.019	0.029	
U	0.51	0.77	0.020	0.030	
V	4	5°	45°		
W	1.44	1.70	0.057	0.067	
X	0	0.10	0	0.004	



PRODUCTION DATA SHEET



PRODUCTION DATA – Information contained in this document is proprietary to Microsemi and is current as of publication date. This document may not be modified in any way without the express written consent of Microsemi. Product processing does not necessarily include testing of all parameters. Microsemi reserves the right to change the configuration and performance of the product and to discontinue product at any time.