

ABSOLUTE MAXIMUM RATINGS

(Note 1)

Supply Voltage

 V_{LOGIC} -0.3V to 7V V_{CC} -0.3V to 7V

BOOST – TS -0.3V to 7V

BOOST Voltage -0.3V to 42V

TS -5V to 38V

IN Voltage -0.3V to 7V

Driver Output TG (with Respect to TS) -0.3V to 7V


Driver Output BG -0.3V to 7V

Operating Junction Temperature Range

(Notes 2, 3) -40°C to 125°C

Storage Temperature Range -65°C to 150°C

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4449EDCB#PBF	LTC4449EDCB#TRPBF	LFKC	8-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C
LTC4449IDCB#PBF	LTC4449IDCB#TRPBF	LFKC	8-Lead (2mm × 3mm) Plastic DFN	-40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *Temperature grades are identified by a label on the shipping container.
Consult LTC Marketing for information on lead based finish parts.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^{\circ}\text{C}$. $V_{\text{CC}} = V_{\text{LOGIC}} = V_{\text{BOOST}} = 5\text{V}$, $V_{\text{TS}} = \text{GND} = 0\text{V}$, unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Logic Supply (V _{LOGIC})							
V _{LOGIC}	Operating Range			3		6.5	V
I _{VLOGIC}	DC Supply Current	IN = Floating			730	900	μA
UVLO	Undervoltage Lockout Threshold	V _{LOGIC} Rising	●	2.5	2.75	3	V
		V _{LOGIC} Falling	●	2.4	2.65	2.9	V
		Hysteresis			100		mV
Gate Driver Supply (V _{CC})							
V _{CC}	Operating Range			4		6.5	V
I _{VCC}	DC Supply Current	IN = Floating			300	400	μA
UVLO	Undervoltage Lockout Threshold	V _{CC} Rising	●	2.75	3.20	3.65	V
		V _{CC} Falling	●	2.60	3.04	3.50	V
		Hysteresis			160		mV
I _{BOOST}	DC Supply Current	IN = Floating			300	400	μA

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $V_{CC} = V_{\text{LOGIC}} = V_{\text{BOOST}} = 5\text{V}$, $V_{\text{TS}} = \text{GND} = 0\text{V}$, unless otherwise noted. (Note 2)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Input Signal (IN)							
$V_{\text{IH(TG)}}$	TG Turn-On Input Threshold	$V_{\text{LOGIC}} \geq 5\text{V}$, IN Rising $V_{\text{LOGIC}} = 3.3\text{V}$, IN Rising	● ●	3 1.9	3.5 2.2	4 2.6	V V
$V_{\text{IL(TG)}}$	TG Turn-Off Input Threshold	$V_{\text{LOGIC}} \geq 5\text{V}$, IN Falling $V_{\text{LOGIC}} = 3.3\text{V}$, IN Falling	● ●	2.75 1.8	3.25 2.09	3.75 2.5	V V
$V_{\text{IH(BG)}}$	BG Turn-On Input Threshold	$V_{\text{LOGIC}} \geq 5\text{V}$, IN Falling $V_{\text{LOGIC}} = 3.3\text{V}$, IN Falling	● ●	0.8 0.8	1.25 1.1	1.6 1.4	V V
$V_{\text{IL(BG)}}$	BG Turn-Off Input Threshold	$V_{\text{LOGIC}} \geq 5\text{V}$, IN Rising $V_{\text{LOGIC}} = 3.3\text{V}$, IN Rising	● ●	1.05 0.9	1.5 1.21	1.85 1.5	V V
$I_{\text{IN(SD)}}$	Maximum Current Into or Out of IN in Shutdown Mode	$V_{\text{LOGIC}} \geq 5\text{V}$, IN Floating $V_{\text{LOGIC}} = 3.3\text{V}$, IN Floating		150 75	300 150		μA μA
High Side Gate Driver Output (TG)							
$V_{\text{OH(TG)}}$	TG High Output Voltage	$I_{\text{TG}} = -100\text{mA}$, $V_{\text{OH(TG)}} = V_{\text{BOOST}} - V_{\text{TG}}$			140		mV
$V_{\text{OL(TG)}}$	TG Low Output Voltage	$I_{\text{TG}} = 100\text{mA}$, $V_{\text{OL(TG)}} = V_{\text{TG}} - V_{\text{TS}}$			80		mV
$I_{\text{PU(TG)}}$	TG Peak Pull-Up Current		●	2	3.2		A
$I_{\text{PD(TG)}}$	TG Peak Pull-Down Current		●	1.5	2.4		A
Low Side Gate Driver Output (BG)							
$V_{\text{OH(BG)}}$	BG High Output Voltage	$I_{\text{BG}} = -100\text{mA}$, $V_{\text{OH(BG)}} = V_{\text{CC}} - V_{\text{BG}}$			100		mV
$V_{\text{OL(BG)}}$	BG Low Output Voltage	$I_{\text{BG}} = 100\text{mA}$			100		mV
$I_{\text{PU(BG)}}$	BG Peak Pull-Up Current		●	2	3.2		A
$I_{\text{PD(BG)}}$	BG Peak Pull-Down Current		●	3	4.5		A
Switching Time							
$t_{\text{PLH(TG)}}$	BG Low to TG High Propagation Delay				14		ns
$t_{\text{PHL(TG)}}$	IN Low to TG Low Propagation Delay				13		ns
$t_{\text{PLH(BG)}}$	TG Low to BG High Propagation Delay				13		ns
$t_{\text{PHL(BG)}}$	IN High to BG Low Propagation Delay				11		ns
$t_{\text{r(TG)}}$	TG Output Rise Time	10% to 90%, $C_L = 3\text{nF}$			8		ns
$t_{\text{f(TG)}}$	TG Output Fall Time	90% to 10%, $C_L = 3\text{nF}$			7		ns
$t_{\text{r(BG)}}$	BG Output Rise Time	10% to 90%, $C_L = 3\text{nF}$			7		ns
$t_{\text{f(BG)}}$	BG Output Fall Time	90% to 10%, $C_L = 3\text{nF}$			4		ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.


Note 2: The LTC4449 is tested under pulsed load conditions such that $T_J \approx T_A$. The LTC4449E is guaranteed to meet specifications from 0°C to 85°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC4449I is guaranteed over the -40°C to 125°C operating junction temperature range. Note that the maximum ambient temperature

consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance, and other environmental factors. The junction temperature T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula:


$$T_J = T_A + (P_D \cdot 64^\circ\text{C/W})$$

Note 3: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.


TYPICAL PERFORMANCE CHARACTERISTICS

Input Thresholds
vs V_{LOGIC} Supply Voltage


4449 G01

Input Thresholds for $V_{\text{LOGIC}} = 3.3\text{V}$
vs Temperature


4449 G02

Input Thresholds for $V_{\text{LOGIC}} \geq 5\text{V}$
vs Temperature


4449 G03

BG or TG Input Threshold Hysteresis
vs V_{LOGIC} Supply Voltage


4449 G04

BG or TG Input Threshold Hysteresis
vs Temperature


4449 G05

Quiescent Supply Current
vs Supply Voltage


4449 G06

 V_{LOGIC} Undervoltage Lockout
Thresholds vs Temperature

4449 G08


 V_{CC} Undervoltage Lockout
Thresholds vs Temperature

4449 G09a


Undervoltage Lockout Threshold
Hysteresis vs Temperature

4449 G09b


TYPICAL PERFORMANCE CHARACTERISTICS

Supply Current
vs Input Frequency


4449 G12

Switching Supply Current
vs Load Capacitance


4449 G13

Rise and Fall Time
vs V_{CC} (Boost) Supply Voltage


4449 G14

Rise and Fall Time
vs Load Capacitance


4449 G15

Propagation Delay
vs V_{LOGIC} Supply Voltage

4449 G16

Propagation Delay
vs V_{CC} (Boost) Supply Voltage

4449 G17

Propagation Delay
vs Temperature

4449 G18

PIN FUNCTIONS

TG (Pin 1): High Side Gate Driver Output (Top Gate). This pin swings between TS and BOOST.

TS (Pin 2): High Side MOSFET Source Connection (Top Source).

BG (Pin 3): Low Side Gate Driver Output (Bottom Gate). This pin swings between V_{CC} and GND.

GND (Pin 4, Exposed Pad Pin 9): Chip Ground. The exposed pad must be soldered to PCB ground for optimal electrical and thermal performance.


IN (Pin 5): Input Signal. Input referenced to an internal supply baised off of V_{LOGIC} (Pin 6) and GND. If this pin is floating, an internal resistive divider triggers a shutdown mode in which both BG (Pin 3) and TG (Pin 1) are pulled low. Trace capacitance on this pin should be minimized to keep the shutdown time low.

V_{LOGIC} (Pin 6): Logic Supply. This pin powers the input buffer and logic. Connect this pin to the power supply of the controller that is driving IN (Pin 5) to match input thresholds or to V_{CC} (Pin 7) to simplify PCB routing.


V_{CC} (Pin 7): Output Driver Supply. This pin powers the low side gate driver output directly and the high side gate driver output through an external Schottky diode connected between this pin and BOOST. A low ESR ceramic bypass capacitor should be tied between this pin and GND.

BOOST (Pin 8): High Side Bootstrapped Supply. An external capacitor should be tied between this pin and TS (Pin 2). Normally an external Schottky diode is connected between V_{CC} (Pin 7) and this pin. Voltage swing at this pin is from $V_{CC} - V_D$ to $V_{IN} + V_{CC} - V_D$, where V_D is the forward voltage drop of the Schottky diode.

BLOCK DIAGRAM



TIMING DIAGRAM



OPERATION

Overview

The LTC4449 receives a ground-referenced, low voltage digital input signal to drive two N-channel power MOSFETs in a synchronous power supply configuration. The gate of the low side MOSFET is driven either to V_{CC} or GND, depending on the state of the input. Similarly, the gate of the high side MOSFET is driven to either BOOST or TS by a supply bootstrapped off of the switch node (TS).

Input Stage

The LTC4449 employs a unique three-state input stage with transition thresholds that are proportional to the V_{LOGIC} supply. The V_{LOGIC} supply can be tied to the controller IC's power supply so that the input thresholds will match those of the controller's output signal. Alternatively, V_{LOGIC} can be tied to V_{CC} to simplify routing. An internal voltage regulator in the LTC4449 limits the input threshold values for V_{LOGIC} supply voltages greater than 5V.

The relationship between the transition thresholds and the three input states of the LTC4449 is illustrated in Figure 1. When the voltage on IN is greater than the threshold $V_{IH(TG)}$, TG is pulled up to BOOST, turning the high side MOSFET on. This MOSFET will stay on until IN falls below $V_{IL(TG)}$. Similarly, when IN is less than $V_{IH(BG)}$, BG is pulled up to V_{CC} , turning the low side (synchronous) MOSFET on. BG will stay high until IN increases above the threshold $V_{IL(BG)}$.




Figure 1. Three-State Input Operation

The thresholds are positioned to allow for a region in which both BG and TG are low. An internal resistive divider will pull IN into this region if the signal driving the IN pin goes into a high impedance state.

One application of this three-state input is to keep both of the power MOSFETs off while an undervoltage condition exists on the controller IC power supply. This can be accomplished by driving the IN pin with a logic buffer that has an enable pin. With the enable pin of the buffer tied to the power good pin of the controller IC, the logic buffer output will remain in a high impedance state until the controller confirms that its supply is not in an undervoltage state. The three-state input of the LTC4449 will therefore pull IN into the region where TG and BG are low until the controller has enough voltage to operate predictably.

OPERATION

The hysteresis between the corresponding V_{IH} and V_{IL} voltage levels eliminates false triggering due to noise during switch transitions; however, care should be taken to keep noise from coupling into the IN pin, particularly in high frequency, high voltage applications.

Undervoltage Lockout

The LTC4449 contains undervoltage lockout detectors that monitor both the V_{CC} and V_{LOGIC} supplies. When V_{CC} falls below 3.04V or V_{LOGIC} falls below 2.65V, the output pins BG and TG are pulled to GND and TS, respectively. This turns off both of the external MOSFETs. When V_{CC} and V_{LOGIC} have adequate supply voltage for the LTC4449 to operate reliably, normal operation will resume.

Adaptive Shoot-Through Protection

Internal adaptive shoot-through protection circuitry monitors the voltages on the external MOSFETs to ensure that they do not conduct simultaneously. The LTC4449 does not allow the bottom MOSFET to turn on until the gate-source voltage on the top MOSFET is sufficiently low, and vice-versa. This feature improves efficiency by eliminating cross-conduction current from flowing from the V_{IN} supply through the MOSFETs to ground during a switch transition.

Output Stage

A simplified version of the LTC4449's output stage is shown in Figure 2. The pull-up device on both the BG and TG outputs is an NPN bipolar junction transistor (Q1 and Q2) in parallel with a low resistance P-channel MOSFET (P1 and P2). This powerful combination rapidly pulls the BG and TG outputs to their positive rails (V_{CC} and BOOST, respectively). Both BG and TG have N-channel MOSFET pull-down devices (N1 and N2) which pull BG and TG down to their negative rails, GND and TS. An additional NPN bipolar junction transistor (Q3) is present on BG to increase its pull-down drive current capacity. The rail-to-rail voltage swing of the BG and TG output pins is important in driving external power MOSFETs, whose $R_{DS(ON)}$ is inversely proportional to its gate overdrive voltage ($V_{GS} - V_{TH}$).




Figure 2. Capacitance Seen by BG and TG During Switching

Rise/Fall Time

Since the power MOSFETs generally account for the majority of power loss in a converter, it is important to quickly turn them on and off, thereby minimizing the transition time and power loss. The LTC4449's peak pull-up current of 3.2A for both BG and TG produces a rapid turn-on transition for the MOSFETs. This high current is capable of driving a 3nF load with an 8ns rise time.

It is also important to turn the power MOSFETs off quickly to minimize power loss due to transition time; however, an additional benefit of a strong pull-down on the driver outputs is the prevention of cross-conduction current. For example, when BG turns the low side power MOSFET off and TG turns the high side power MOSFET on, the voltage on the TS pin will rise to V_{IN} very rapidly. This high frequency positive voltage transient will couple through the C_{GD} capacitance of the low side power MOSFET to the BG pin. If the BG pin is not held down sufficiently, the voltage on the BG pin will rise above the threshold voltage of the low side power MOSFET, momentarily turning it back on. As a result, both the high side and low side MOSFETs will be conducting, which will cause significant cross-conduction current to flow through the MOSFETs from V_{IN} to ground, thereby introducing substantial power loss. A similar effect occurs on TG due to the C_{GS} and C_{GD} capacitances of the high side MOSFET.

OPERATION

The LTC4449's powerful parallel combination of the N-channel MOSFET (N2) and NPN (Q3) on the BG pull-down generates a phenomenal 4ns fall time on BG while driving a 3nF load. Similarly, the 0.8Ω pull-down

MOSFET (N1) on TG results in a rapid 7ns fall time with a 3nF load. These powerful pull-down devices minimize the power loss associated with MOSFET turn-off time and cross-conduction current.

APPLICATIONS INFORMATION

Power Dissipation

To ensure proper operation and long-term reliability, the LTC4449 must not operate beyond its maximum temperature rating. Package junction temperature can be calculated by:

$$T_J = T_A + (P_D)(\theta_{JA})$$

where:

T_J = junction temperature

T_A = ambient temperature

P_D = power dissipation

θ_{JA} = junction-to-ambient thermal resistance

Power dissipation consists of standby, switching and capacitive load power losses:

$$P_D = P_{DC} + P_{AC} + P_{QG}$$

where:

P_{DC} = quiescent power loss

P_{AC} = internal switching loss at input frequency f_{IN}

P_{QG} = loss due turning on and off the external MOSFET with gate charge Q_G at frequency f_{IN}

The LTC4449 consumes very little quiescent current. The DC power loss at $V_{LOGIC} = 5V$ and $V_{CC} = 5V$ is only $(730\mu A + 600\mu A)(5V) = 6.65mW$.

At a particular switching frequency, the internal power loss increases due to both AC currents required to charge and discharge internal nodal capacitances and cross-conduction currents in the internal logic gates. The sum of the quiescent current and internal switching current with no

load are shown in the Typical Performance Characteristics plot of Switching Supply Current vs Input Frequency.

The gate charge losses are primarily due to the large AC currents required to charge and discharge the capacitance of the external MOSFETs during switching. For identical pure capacitive loads C_{LOAD} on TG and BG at switching frequency f_{IN} , the load losses would be:

$$P_{CLOAD} = (C_{LOAD})(f_{IN})[(V_{BOOST} - V_{TS})^2 + (V_{CC})^2]$$

In a typical synchronous buck configuration, $V_{BOOST} - V_{TS}$ is equal to $V_{CC} - V_D$, where V_D is the forward voltage drop of the external Schottky diode between V_{CC} and BOOST. If this drop is small relative to V_{CC} , the load losses can be approximated as:

$$P_{CLOAD} \approx 2(C_{LOAD})(f_{IN})(V_{CC})^2$$

Unlike a pure capacitive load, a power MOSFET's gate capacitance seen by the driver output varies with its V_{GS} voltage level during switching. A MOSFET's capacitive load power dissipation can be calculated using its gate charge, Q_G . The Q_G value corresponding to the MOSFET's V_{GS} value (V_{CC} in this case) can be readily obtained from the manufacturer's Q_G vs V_{GS} curves. For identical MOSFETs on TG and BG:

$$P_{QG} \approx 2(V_{CC})(Q_G)(f_{IN})$$

To avoid damaging junction temperatures due to power dissipation, the LTC4449 includes a temperature monitor that will pull BG and TG low if the junction temperature exceeds 160°C. Normal operation will resume when the junction temperature cools to less than 135°C.

APPLICATIONS INFORMATION

Bypassing and Grounding

The LTC4449 requires proper bypassing on the V_{LOGIC} , V_{CC} and $V_{\text{BOOST-TS}}$ supplies due to its high speed switching (nanoseconds) and large AC currents (amperes). Careless component placement and PCB trace routing may cause excessive ringing and under/overshoot.

To obtain the optimum performance from the LTC4449:


- Mount the bypass capacitors as close as possible between the V_{LOGIC} and GND pins, the V_{CC} and GND pins, and the BOOST and TS pins. The leads should be shortened as much as possible to reduce lead inductance.
- Use a low inductance, low impedance ground plane to reduce any ground drop and stray capacitance. Remember that the LTC4449 switches greater than

5A peak currents and any significant ground drop will degrade signal integrity.

- Plan the power/ground routing carefully. Know where the large load switching current is coming from and going to. Maintain separate ground return paths for the input pin and the output power stage.
- Keep the copper trace between the driver output pin and the load short and wide.
- Be sure to solder the Exposed Pad on the back side of the LTC4449 packages to the board. Correctly soldered to a double-sided copper board, the LTC4449 has a thermal resistance of approximately 64°C/W. Failure to make good thermal contact between the exposed back side and the copper board will result in thermal resistances far greater.

PACKAGE DESCRIPTION

DCB Package 8-Lead Plastic DFN (2mm × 3mm) (Reference LTC DWG # 05-08-1718 Rev A)



REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	6/10	Updated Temperature Range in Order Information section	2
		Updates to Electrical Characteristics section	2, 3
		Updates to Pin Functions	6
		Added Typical Application and updated Related Parts	14

