
# **ABSOLUTE MAXIMUM RATINGS** (Note 1)

Input Supply Voltage – C	0.3V to 6V
RUN, V <sub>FB</sub> Voltages0	.3V to V <sub>IN</sub>
SW Voltage (DC)0.3V to (V	10 + 0.3V
P-Channel Switch Source Current (DC)	500mÁ
N-Channel Switch Sink Current (DC)	500mA

# PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

## **ELECTRICAL CHARACTERISTICS**

The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are  $T_A = 25^{\circ}C$ .  $V_{IN} = 3.6V$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I <sub>VFB</sub>	Feedback Current	Adjustable Output Voltage	•			±30	nA
I <sub>VOUT</sub>	Output Voltage Feedback Current	Fixed Output Voltage	•		3.3	6	μА
I <sub>PK</sub>	Peak Inductor Current	$V_{IN}$ = 3V, $V_{FB}$ = 0.7V or $V_{OUT}$ = 90%, Duty Cycle < 35%		380	490	600	mA
$V_{FB}$	Regulated Feedback Voltage	Adjustable Output Voltage (LTC3410BE)	•	0.784	0.8	0.816	V
$\Delta V_{FB}$	Reference Voltage Line Regulation	V <sub>IN</sub> = 2.5V to 5.5V	•		0.04	0.4	%/V
V <sub>OUT</sub>	Regulated Output Voltage	LTC3410B-1.2, I <sub>OUT</sub> = 100mA LTC3410B-1.5, I <sub>OUT</sub> = 100mA LTC3410B-1.8, I <sub>OUT</sub> = 100mA LTC3410B-1.875, I <sub>OUT</sub> = 100mA	• • • •	1.176 1.47 1.764 1.837	1.2 1.5 1.8 1.875	1.224 1.53 1.836 1.913	V V V
$\Delta V_{OUT}$	Output Voltage Line Regulation	V <sub>IN</sub> = 2.5V to 5.5V	•		0.04	0.4	%/V
$V_{LOADREG}$	Output Voltage Load Regulation	I <sub>LOAD</sub> = 50mA to 250mA			0.5		%
V <sub>IN</sub>	Input Voltage Range		•	2.5		5.5	V
V <sub>UVLO</sub>	Undervoltage Lockout Threshold	V <sub>IN</sub> Rising V <sub>IN</sub> Falling			2.0 1.94	2.3	V



### **ELECTRICAL CHARACTERISTICS**

The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are  $T_A = 25^{\circ}C$ .  $V_{IN} = 3.6V$  unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I <sub>S</sub>	Input DC Bias Current Operating Shutdown	(Note 4) $V_{FB} = 0.83V \text{ or } V_{OUT} = 104\%, \ I_{LOAD} = 0A$ $V_{RUN} = 0V$			200 0.1	300 1	μΑ μΑ
f <sub>OSC</sub>	Oscillator Frequency	$V_{FB} = 0.8V$ or $V_{OUT} = 100\%$ $V_{FB} = 0V$ or $V_{OUT} = 0V$	•	1.8	2.25 310	2.7	MHz kHz
R <sub>PFET</sub>	R <sub>DS(ON)</sub> of P-Channel FET	I <sub>SW</sub> = 100mA			0.75	0.9	Ω
R <sub>NFET</sub>	R <sub>DS(ON)</sub> of N-Channel FET	$I_{SW} = -100 \text{mA}$			0.55	0.7	Ω
I <sub>LSW</sub>	SW Leakage	$V_{RUN} = 0V, V_{SW} = 0V \text{ or } 5V, V_{IN} = 5V$			±0.01	±1	μΑ
V <sub>RUN</sub>	RUN Threshold		•	0.3	1	1.5	V
I <sub>RUN</sub>	RUN Leakage Current		•		±0.01	±1	μА

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** The LTC3410BE is guaranteed to meet performance specifications from 0°C to 85°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

**Note 3:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  according to the following formula:


LTC3410B:  $T_J = T_A + (P_D)(250^{\circ}C/W)$ 


**Note 4:** Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.


**Note 5:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

# TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1 Except for the Resistive Divider Resistor Values)








3410bfa


# TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1 Except for the Resistive Divider Resistor Values)


#### Oscillator Frequency vs Temperature




#### Oscillator Frequency vs Supply Voltage




#### **Output Voltage vs Load Current**




### R<sub>DS(ON)</sub> vs Input Voltage




# R<sub>DS(ON)</sub> vs Temperature




#### Dynamic Supply Current vs V<sub>IN</sub>



# Dynamic Supply Current vs Temperature



#### Switch Leakage vs Temperature





3410bfa




# TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1 Except for the Resistive Divider Resistor Values)







### PIN FUNCTIONS

**RUN (Pin 1):** Run Control Input. Forcing this pin above 1.5V enables the part. Forcing this pin below 0.3V shuts down the device. In shutdown, all functions are disabled drawing <1μA supply current. Do not leave RUN floating.

GND (Pins 2, 5): Ground Pin.


**SW** (**Pin 3**): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

**V**<sub>IN</sub> (**Pin 4**): Main Supply Pin. Must be closely decoupled to GND, Pin 2, with a 2.2μF or greater ceramic capacitor.

 $V_{FB}$  (Pin 6 on Adjustable Version): Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.

**V**<sub>OUT</sub> (**Pin 6 on Fixed Voltage Versions**): Output Voltage Feedback Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.

## **FUNCTIONAL DIAGRAM**



## **OPERATION** (Refer to Functional Diagram)

### **Main Control Loop**

The LTC3410B uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, I<sub>COMP</sub>, resets the RS latch. The peak inductor current at which I<sub>COMP</sub> resets the RS latch, is controlled by the output of error amplifier EA. The V<sub>FR</sub> pin, described in the Pin Functions section, allows EA to receive an output feedback voltage from an external resistive divider. When the load current increases, it causes a slight decrease in the feedback voltage relative to the 0.8V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal comparator I<sub>BCMP</sub>, or the beginning of the next clock cycle.

### **Pulse Skipping Mode Operation**

At light loads, the inductor current may reach zero or reverse on each pulse. The bottom MOSFET is turned off by the current reversal comparator,  $I_{RCMP}$ , and the switch voltage will ring. This is discontinuous mode operation, and is normal behavior for the switching regulator. At very light loads, the LTC3410B will automatically skip pulses in pulse skipping mode operation to maintain output regulation. Refer to LTC3410 data sheet if Burst Mode  $^{\tiny (9)}$  operation is preferred.

#### **Short-Circuit Protection**

When the output is shorted to ground, the frequency of the oscillator is reduced to about 310kHz, 1/7 the nominal

frequency. This frequency foldback ensures that the inductor current has more time to decay, thereby preventing runaway. The oscillator's frequency will progressively increase to 2.25 MHz when  $V_{FB}$  rises above 0V.

### **Dropout Operation**

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.

Another important detail to remember is that at low input supply voltages, the  $R_{DS(ON)}$  of the P-channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3410B is used at 100% duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

### **Slope Compensation and Inductor Peak Current**

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles > 40%. However, the LTC3410B uses a patented scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

Burst Mode is a Registered Trademark of Linear Technology Corporation.




Figure 1. High Efficiency Step-Down Converter

The basic LTC3410B application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of L followed by  $C_{IN}$  and  $C_{OUT}$ .

#### Inductor Selection

For most applications, the value of the inductor will fall in the range of  $2.2\mu H$  to  $4.7\mu H$ . Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher  $V_{IN}$  or  $V_{OUT}$  also increases the ripple current as shown in Equation 1. A reasonable starting point for setting ripple current is  $\Delta I_{I} = 120 \text{mA}$  (40% of 300mA).

$$\Delta I_{L} = \frac{1}{(f)(L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right) \tag{1}$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 360mA rated inductor should be enough for most applications (300mA + 60mA). For better efficiency, choose a low DC-resistance inductor.

#### **Inductor Core Selection**

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3410B requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3410B applications.

**Table 1. Representative Surface Mount Inductors** 

MANUFACTURER	PART NUMBER	VALUE	MAX DC CURRENT	DCR	HEIGHT
Taiyo Yuden	CB2016T2R2M	2.2μΗ	510mA	0.13Ω	1.6mm
	CB2012T2R2M	2.2μΗ	530mA	$0.33\Omega$	1.25mm
	LBC2016T3R3M	3.3μΗ	410mA	0.27Ω	1.6mm
Panasonic	ELT5KT4R7M	4.7μΗ	950mA	0.2Ω	1.2mm
Sumida	CDRH2D18/LD	4.7μΗ	630mA	$0.086\Omega$	2mm
Murata	LQH32CN4R7M23	4.7μΗ	450mA	0.2Ω	2mm
Taiyo Yuden	NR30102R2M	2.2µH	1100mA	0.1Ω	1mm
	NR30104R7M	4.7μH	750mA	0.19Ω	1mm
FDK	FDKMIPF2520D	4.7μH	1100mA	0.11Ω	1mm
	FDKMIPF2520D	3.3μΗ	1200mA	0.1Ω	1mm
	FDKMIPF2520D	2.2μΗ	1300mA	$\Omega$ 80.0	1mm

### C<sub>IN</sub> and C<sub>OUT</sub> Selection

In continuous mode, the source current of the top MOS-FET is a square wave of duty cycle V<sub>OUT</sub>/V<sub>IN</sub>. To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 required  $I_{RMS} \cong I_{OMAX} \frac{\left[V_{OUT}(V_{IN} - V_{OUT})\right]^{1/2}}{V_{IN}}$ 

TECHNOLOGY TECHNOLOGY

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

The selection of  $C_{OUT}$  is driven by the required effective series resistance (ESR). Typically, once the ESR requirement for  $C_{OUT}$  has been met, the RMS current rating generally far exceeds the  $I_{RIPPLE(P-P)}$  requirement. The output ripple  $\Delta V_{OUT}$  is determined by:

$$\Delta V_{OUT} \cong \Delta I_L \Bigg( \text{ESR} + \frac{1}{8 f C_{OUT}} \Bigg)$$

where f = operating frequency,  $C_{OUT}$  = output capacitance and  $\Delta I_L$  = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since  $\Delta I_L$  increases with input voltage.

If tantalum capacitors are used, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

### **Using Ceramic Input and Output Capacitors**

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3410B's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used freely to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input,  $V_{\text{IN}}$ . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at  $V_{\text{IN}}$ , large enough to damage the part.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

### **Output Voltage Programming (LTC3410B Only)**

The output voltage is set by a resistive divider according to the following formula:

$$V_{OUT} = 0.8V \left(1 + \frac{R2}{R1}\right) \tag{2}$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 2.




Figure 2. Setting the LTC3410B Output Voltage



#### **Efficiency Considerations**

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency = 
$$100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3410B circuits:  $V_{IN}$  quiescent current and  $I^2R$  losses. The  $V_{IN}$  quiescent current loss dominates the efficiency loss at very low load currents whereas the  $I^2R$  loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 3.

1. The V<sub>IN</sub> quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from  $V_{IN}$  to ground. The resulting dQ/dt is the current out of  $V_{IN}$  that is typically larger than the DC bias current. In continuous mode,  $I_{GATECHG} = f(Q_T + Q_B)$  where  $Q_T$  and  $Q_B$  are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to  $V_{IN}$  and thustheir effects will be more pronounced at higher supply voltages.

2.  $I^2R$  losses are calculated from the resistances of the internal switches,  $R_{SW}$ , and external inductor  $R_L$ . In continuous mode, the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET  $R_{DS(ON)}$  and the duty cycle (DC) as follows:

$$R_{SW} = (R_{DS(ON)TOP})(DC) + (R_{DS(ON)BOT})(1 - DC)$$

The  $R_{DS(ON)}$  for both the top and bottom MOSFETs can be obtained from the Typical Performance Charateristics curves. Thus, to obtain I<sup>2</sup>R losses, simply add  $R_{SW}$  to  $R_L$  and multiply the result by the square of the average output current.

Other losses including  $C_{IN}$  and  $C_{OUT}$  ESR dissipative losses and inductor core losses generally account for less than 2% total additional loss.




Figure 3. Power Lost vs Load Current



#### **Thermal Considerations**

In most applications the LTC3410B does not dissipate much heat due to its high efficiency. But, in applications where the LTC3410B is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance.

To avoid the LTC3410B from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$T_R = (P_D)(\theta_{JA})$$

where  $P_D$  is the power dissipated by the regulator and  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, T<sub>J</sub>, is given by:

$$T_J = T_A + T_R$$

where T<sub>A</sub> is the ambient temperature.

As an example, consider the LTC3410B in dropout at an input voltage of 2.7V, a load current of 300mA and an ambient temperature of 70°C. From the typical performance graph of switch resistance, the  $R_{DS(0N)}$  of the P-channel switch at 70°C is approximately 1.0 $\Omega$ . Therefore, power dissipated by the part is:

$$P_D = I_{LOAD}^2 \cdot R_{DS(ON)} = 90 \text{mW}$$

For the SC70 package, the  $\theta_{JA}$  is 250°C/W. Thus, the junction temperature of the regulator is:

$$T_J = 70^{\circ}C + (90)(250) = 92.5^{\circ}C$$

which is well below the maximum junction temperature of 125°C.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ( $R_{DS(ON)}$ ).

### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $(\Delta I_{LOAD} \bullet ESR)$ , where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or discharge  $C_{OUT}$ , which generates a feedback error signal. The regulator loop then acts to return  $V_{OUT}$  to its steady-state value. During this recovery time  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.

A second, more severe transient is caused by switching in loads with large (>1µF) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with  $C_{OUT}$ , causing a rapid drop in  $V_{OUT}$ . No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately (25 •  $C_{LOAD}$ ). Thus, a  $10\mu F$  capacitor charging to 3.3V would require a 250µs rise time, limiting the charging current to about 130mA.

### **PC Board Layout Checklist**

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the LTC3410B. These items are also illustrated graphically in Figures 4 and 5. Check the following in your layout:

 The power traces, consisting of the GND trace, the SW trace and the V<sub>IN</sub> trace should be kept short, direct and wide. resistors? The resistive divider R1/R2 must be connected between the (+) plate of C<sub>OUT</sub> and ground.

3. Does the (+) plate of C<sub>IN</sub> connect to V<sub>IN</sub> as closely as possible? This capacitor provides the AC current to the

2. Does the  $V_{\text{FB}}\ \text{pin}$  connect directly to the feedback

- Does the (+) plate of C<sub>IN</sub> connect to V<sub>IN</sub> as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
- 4. Keep the (–) plates of  $C_{IN}$  and  $C_{OLIT}$  as close as possible.
- 5. Keep the switching node, SW, away from the sensitive  $V_{\text{FB}}$  node.




Figure 4a. LTC3410B Layout Diagram




Figure 4b. LTC3410B-1.875 Layout Diagram




Figure 5a. LTC3410B Suggested Layout




Figure 5b. LTC3410B Fixed Output Voltage Suggested Layout

LINEAR

### **Design Example**

As a design example, assume the LTC3410B is used in a single lithium-ion battery-powered cellular phone application. The  $V_{\text{IN}}$  will be operating from a maximum of 4.2V down to about 2.7V. The load current requirement is a maximum of 0.3A but most of the time it will be in standby mode, requiring only 2mA. Efficiency at both low and high load currents is important. Output voltage is 2.5V. With this information we can calculate L using Equation (1),

$$L = \frac{1}{(f)(\Delta I_L)} V_{OUT} \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$
 (3)

Substituting  $V_{OUT}=2.5V$ ,  $V_{IN}=4.2V$ ,  $\Delta I_L=100mA$  and f=2.25MHz in Equation (3) gives:

$$L = \frac{2.5V}{2.25MHz(100mA)} \left(1 - \frac{2.5V}{4.2V}\right) = 4.5\mu H$$

For best efficiency choose a 300mA or greater inductor with less than  $0.3\Omega$  series resistance.

 $C_{IN}$  will require an RMS current rating of at least  $0.125A \cong I_{LOAD(MAX)}/2$  at temperature and  $C_{OUT}$  will require an ESR of less than  $0.5\Omega$ . In most cases, a ceramic capacitor will satisfy this requirement.

For the feedback resistors, choose R1 = 412k. R2 can then be calculated from equation (2) to be:

$$R2 = \left(\frac{V_{OUT}}{0.8} - 1\right)R1 = 875.5k$$
; use 887k

Figure 6 shows the complete circuit along with its efficiency curve.





Figure 6a




V<sub>OUT</sub> 100mV/DIV AC COUPLED I<sub>L</sub> 200mA/DIV V<sub>IN</sub> = 3.6V 4μs/DIV 3410 F97c V<sub>OUT</sub> = 2.5V I<sub>LOAD</sub> = 100mA TO 300mA


Figure 6b Figure 6c




# TYPICAL APPLICATION



†TAIYO YUDEN JMK212BJ225 \*MURATA LQH32CN4R7M23






# PACKAGE DESCRIPTION

#### **SC6 Package** 6-Lead Plastic SC70


(Reference LTC DWG # 05-08-1638)



- 1. DIMENSIONS ARE IN MILLIMETERS
  2. DRAWING NOT TO SCALE
- 3. DIMENSIONS ARE INCLUSIVE OF PLATING
- 4. DIMENSIONS ARE EXCLUSIVE OF MOLD FLASH AND METAL BURR
- 5. MOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. DETAILS OF THE PIN 1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE INDEX AREA
- 7. EIAJ PACKAGE REFERENCE IS EIAJ SC-70
- 8. JEDEC PACKAGE REFERENCE IS MO-203 VARIATION AB

# TYPICAL APPLICATION

#### Using Low Profile Components, <1mm Height



# **RELATED PARTS**

PART NUMBER	DESCRIPTION	COMMENTS	
LT1616	500mA (I <sub>OUT</sub> ), 1.4MHz, High Efficiency Step-Down DC/DC Converter	90% Efficiency, $V_{IN}$ = 3.6V to 25V, $V_{OUT(MIN)}$ = 1.25V, $I_Q$ = 1.9mA, $I_{SD}$ = <1 $\mu$ A, ThinSOT Package	
LTC1877	600mA (I <sub>OUT</sub> ), 550kHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.7V to 10V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 10 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, MS8 Package	
LTC1878	600mA (I <sub>OUT</sub> ), 550kHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.7V to 6V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 10 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, MS8 Package	
LTC1879	1.2A (I <sub>OUT</sub> ), 550kHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.7V to 10V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 15 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, TSSOP-16 Package	
LTC3403	600mA (I <sub>OUT</sub> ), 1.5MHz, Synchronous Step-Down DC/DC Converter with Bypass Transistor	96% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = Dynamically Adjustable, $I_Q$ = 20 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, DFN Package	
LTC3404	600mA (I <sub>OUT</sub> ), 1.4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.7V to 6V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 10 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, MS8 Package	
LTC3405/LTC3405A	300mA (I <sub>OUT</sub> ), 1.5MHz, Synchronous Step-Down DC/DC Converter	96% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 20 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, ThinSOT Package	
LTC3406	600mA (I <sub>OUT</sub> ), 1.5MHz, Synchronous Step-Down DC/DC Converter	96% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 20 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, ThinSOT Package	
LTC3407/LTC3407-2	Dual 600mA/800mA (I <sub>OUT</sub> ), 1.5MHz/2.25MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 40 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, DFN, MS10E Packages	
LTC3409	600mA (I <sub>OUT</sub> ), 1.5MHz/2.25MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 1.6V to 5.5V, $V_{OUT(MIN)}$ = 0.613V, $I_Q$ = 65 $\mu$ A, DD8 Package	
LTC3410	300mA (I <sub>OUT</sub> ), 2.25MHz, Synchronous Step-Down DC/DC Converter with Burst Mode Operation	96% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 26 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, SC70 Package	
LTC3411	1.25A (I <sub>OUT</sub> ), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 60 $\mu$ A $I_{SD}$ = <1 $\mu$ A, MS Package	
LTC3412/LTC3412A	2.5A/3A (I <sub>OUT</sub> ), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.8V, $I_Q$ = 60 $\mu$ A $I_{SD}$ = <1 $\mu$ A, TSSOP-16E Package	
LTC3440	600mA (I <sub>OUT</sub> ), 2MHz, Synchronous Buck-Boost DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 2.5V to 5V, $I_Q$ = 25 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, MS Package	
LTC3548	Dual 400mA/800mA (I <sub>OUT</sub> ), 2.25MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, $V_{IN}$ = 2.5V to 5.5V, $V_{OUT(MIN)}$ = 0.6V, $I_Q$ = 40 $\mu$ A, $I_{SD}$ = <1 $\mu$ A, DFN, MS10E Packages	