

LTC3026-1

ABSOLUTE MAXIMUM RATINGS (Note 1)

V_{BIAS} to GND.....	–0.3V to 6V	Output Short-Circuit Duration	Indefinite
V_{IN} to GND	–0.3V to 6V	Operating Junction Temperature Range	
PG to GND	–0.3V to 6V	(Note 7)	–40°C to 125°C
SHDN to GND.....	–0.3V to 6.3V	Storage Temperature Range	–65°C to 125°C
ADJ to GND.....	–0.3V to ($V_{IN} + 0.3V$)	Lead Temperature (MSE, Soldering, 10 sec)	300°C
GND to GNDS.....	–0.3V to 0.3V		

PIN CONFIGURATION



ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC3026EDD-1#PBF	LTC3026EDD-1#TRPBF	LGHG	10-Lead (3mm × 3mm) Plastic DFN	–40°C to 125°C
LTC3026IDD-1#PBF	LTC3026IDD-1#TRPBF	LGHG	10-Lead (3mm × 3mm) Plastic DFN	–40°C to 125°C
LTC3026EMSE-1#PBF	LTC3026EMSE-1#TRPBF	LTGHH	10-Lead Plastic MSOP	–40°C to 125°C
LTC3026IMSE-1#PBF	LTC3026IMSE-1#TRPBF	LTGHH	10-Lead Plastic MSOP	–40°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandree/>

ELECTRICAL CHARACTERISTICS The ● denotes the specifications which apply over the full operating junction temperature range, otherwise specifications are at $T_J = 25^\circ\text{C}$. (Note 7) $V_{IN} = 1.5\text{V}$, $V_{OUT} = 1.2\text{V}$, $V_{BIAS} = 5\text{V}$, $C_{IN} = C_{BIAS} = 1\mu\text{F}$, $C_{OUT} = 10\mu\text{F}$ (all capacitors ceramic) unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN}	Operating Voltage	(Note 2)	●	1.14		5.5	V
I_{IN}	Operating Current	$I_{OUT} = 100\mu\text{A}$, $V_{SHDN} = V_{IN}$, $1.2\text{V} \leq V_{IN} \leq 5\text{V}$	●		95	200	μA
	Shutdown Current	$V_{SHDN} = 0\text{V}$, $V_{IN} = 3.5\text{V}$	●		0.6	20	μA
V_{BIAS}	BIAS Operating Voltage (Note 6)	$V_{SHDN} = V_{IN}$	●	4.5	5	5.5	V
$V_{BIASUVLO}$	BIAS Undervoltage Lockout		●	4.0	4.25	4.4	V
I_{BIAS}	BIAS Operating Current	$I_{OUT} = 100\mu\text{A}$, $V_{SHDN} = V_{IN}$	●		175	275	μA
	BIAS Shutdown Current	$V_{SHDN} = 0\text{V}$			1	5	μA
V_{ADJ}	Regulation Voltage (Note 4)	$1\text{mA} \leq I_{OUT} \leq 1.5\text{A}$, $1.14\text{V} \leq V_{IN} \leq 3.5\text{V}$, $V_{BST} = 5\text{V}$, $V_{OUT} = 0.8\text{V}$		0.397	0.4	0.403	V
		$1\text{mA} \leq I_{OUT} \leq 1.5\text{A}$, $1.14\text{V} \leq V_{IN} \leq 3.5\text{V}$, $V_{BST} = 5\text{V}$, $V_{OUT} = 0.8\text{V}$	●	0.395	0.4	0.405	V
OUT	Programming Range		●	0.4		2.6	V
	Dropout Voltage (Note 5)	$V_{IN} = 1.5\text{V}$, $V_{ADJ} = 0.38$, $I_{OUT} = 1.5\text{A}$	●		100	250	mV
I_{ADJ}	ADJ Input Current	$V_{ADJ} = 0.4\text{V}$	●	-100		100	nA
I_{OUT}	Continuous Output Current	$V_{SHDN} = V_{IN}$	●	1.5			A
I_{LIM}	Output Current Current Limit				3		A
e_n	Output Voltage Noise	$f = 10\text{Hz to } 100\text{kHz}$, $I_L = 800\text{mA}$			110		μV_{RMS}
V_{IHSHDN}	$\overline{\text{SHDN}}$ Input High Voltage	$1.14\text{V} \leq V_{IN} \leq 3.5\text{V}$	●	1.0			V
		$3.5\text{V} \leq V_{IN} \leq 5.5\text{V}$	●	1.2			V
V_{ILSHDN}	$\overline{\text{SHDN}}$ Input Low Voltage	$1.14\text{V} \leq V_{IN} \leq 5.5\text{V}$	●			0.4	V
I_{IHSHDN}	$\overline{\text{SHDN}}$ Input High Current	$\overline{\text{SHDN}} = V_{IN}$		-1		1	μA
I_{ILSHDN}	$\overline{\text{SHDN}}$ Input Low Current	$\overline{\text{SHDN}} = 0\text{V}$		-1		1	μA
V_{OLPG}	PG Output Low Voltage	$I_{PG} = 2\text{mA}$	●		0.1	0.4	V
I_{OHPG}	PG Output High Leakage Current	$V_{PG} = 5.5\text{V}$			0.01	1	μA
PG	Output Threshold (Note 3)	PG High to Low		-12	-9	-6	%
		PG Low to High		-10	-7	-4	%

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime. This IC has overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperatures will exceed 125°C when overtemperature is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

Note 2: Minimum Operating Voltage required for regulation is:

$$V_{IN} \geq V_{OUT(\text{MIN})} + V_{\text{DROPOUT}}$$

Note 3: PG threshold expressed as a percentage difference from the “ V_{ADJ} Regulation Voltage” as given in the table.

Note 4: Operating conditions are limited by maximum junction temperature. The regulated output voltage specification will not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, the output current range must be limited. When operating at maximum output current, the input voltage range must be limited.

Note 5: Dropout voltage is minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage will be equal to $V_{IN} - V_{\text{DROPOUT}}$.










Note 6: To maintain correct regulation

$$V_{OUT} \leq V_{BIAS} - 2.4\text{V}$$





Note 7: The LTC3026-1 is tested under pulsed load conditions such that $T_J \approx T_A$. The LTC3026E-1 is guaranteed to meet specifications from 0°C to 125°C junction temperature. Specifications over the -40°C to 125°C operating junction temperature range are assured by design, characterization and correlation with statistical process controls. The LTC3026I-1 is guaranteed over the -40°C to 125°C operating junction temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal impedance and other environmental factors. The junction temperature (T_J , in $^\circ\text{C}$) is calculated from the ambient temperature (T_A , in $^\circ\text{C}$) and power dissipation (PD, in Watts) according to the formula:

$$T_J = T_A + (PD \cdot \theta_{JA}), \text{ where } \theta_{JA} \text{ (in } ^\circ\text{C/W) is the package thermal impedance.}$$

TYPICAL PERFORMANCE CHARACTERISTICS



TYPICAL PERFORMANCE CHARACTERISTICS



PIN FUNCTIONS

IN (Pins 1, 2): Input Supply Voltage. Output load current is supplied directly from IN. The IN pin should be locally bypassed to ground if the LTC3026-1 is more than a few inches away from another source of bulk capacitance. In general, the output impedance of a battery rises with frequency, so it is usually advisable to include an input bypass capacitor when supplying IN from a battery. A capacitor in the range of 0.1 μ F to 4.7 μ F is usually sufficient.

GND (Pin 3, Exposed Pad Pin 11): Ground and Heat Sink. Connect the exposed pad to the PCB ground plane or large pad for optimum thermal performance.

GNDS (Pin 4): Ground Sense Pin. Tie directly to Pin 3 GND external to the part.

BIAS (Pin 5): BIAS Voltage Pin. Must be connected to an external 5V supply. A 1 μ F low ESR ceramic capacitor is recommended for bypassing the BIAS pin.

$\overline{\text{SHDN}}$ (Pin 6): Shutdown Input Pin, Active Low. This pin is used to put the LTC3026-1 into shutdown. The $\overline{\text{SHDN}}$ pin current is typically less than 10nA. The $\overline{\text{SHDN}}$ pin cannot


be left floating and must be tied to a valid logic level (such as IN) if not used.

PG (Pin 7): Power Good Pin. When PG is high impedance OUT is in regulation, and low impedance when OUT is in shutdown or out of regulation.

ADJ (Pin 8): Output Adjust Pin. This is the input to the error amplifier. It has a typical bias current of 0.1nA flowing into the pin. The ADJ pin reference voltage is 0.4V referenced to ground. The output voltage range is 0.4V to 2.6V and is typically set by connecting ADJ to a resistor divider from OUT to GND. See Figure 3.

OUT (Pins 9, 10): Regulated Output Voltage. The OUT pins supply power to the load. A minimum output capacitance of 5 μ F is required to ensure stability. Larger output capacitors may be required for applications with large transient loads to limit peak voltage transients. See the Applications Information section for more information on output capacitance.

BLOCK DIAGRAM



OPERATION

The LTC3026-1 is a VLDO (very low dropout) linear regulator which operates from input voltages as low as 1.14V. The LDO uses an internal NMOS transistor as the pass device in a source-follower configuration. The BIAS pin provides the higher supply necessary for the LDO circuitry while the output current comes directly from the IN input for high efficiency regulation.

The LTC3026-1 is the same as the LTC3026 but has the boost converter disabled. The SW pin of the LTC3026 has been replaced with a GNDS pin. Because the boost converter is disabled, an external 5V supply must be present to drive the BIAS pin (formally BST on the LTC3026).

LDO Operation

An undervoltage lockout comparator (UVLO) senses the BIAS pin voltage to ensure that the bias supply for the LDO is greater than 4.2V before enabling the LDO. If BIAS is below 4.2V, the UVLO shuts down the LDO, and OUT is pulled to GND through the external divider.

The LDO provides a high accuracy output capable of supplying 1.5A of output current with a typical dropout voltage of only 100mV. A single ceramic capacitor as small as 10 μ F is all that is required for output bypassing. A low reference voltage allows the LTC3026-1 output to be programmed to much lower voltages than available in common LDOs (range of 0.4V to 2.6V).

The devices also include current limit and thermal overload protection, and will survive an output short-circuit indefinitely. The fast transient response of the follower output stage overcomes the traditional trade-off between dropout voltage, quiescent current and load transient response inherent in most LDO regulator architectures, see Figure 1.

The LTC3026-1 also includes a soft-start feature to prevent excessive current flow at V_{IN} during start-up. When the LDO is enabled, the soft-start circuitry gradually increases the LDO reference voltage from 0V to 0.4V over a period of approximately 200 μ s, see Figure 2.




Figure 1. Output Load Step Response




Figure 2. Soft-Start with Boost Disable

Adjustable Output Voltage

The output voltage is set by the ratio of two external resistors as shown in Figure 3. The device servos the output to maintain the ADJ pin voltage at 0.4V (referenced to ground). Thus, the current in R1 is equal to 0.4V/R1. For good transient response, stability and accuracy the current in R1 should be at least 80 μ A, thus, the value of R1 should be no greater than 5k. The current in R2 is the current in R1 plus the ADJ pin bias current. Since the ADJ pin bias current is typically <10nA it can be ignored in the output voltage calculation. The output voltage can be calculated using the formula in Figure 3. Note that in shutdown the output is turned off and the divider current will be zero once C_{OUT} is discharged.

OPERATION




Figure 3. Programming the LTC3026-1

The LTC3026-1 operates at a relatively high gain of $270\mu\text{V/A}$ referred to the ADJ input. Thus, a load current change of 1mA to 1.5A produces a $400\mu\text{V}$ drop at the ADJ input. To calculate the change in the output, simply multiply by the gain of the feedback network (i.e. $1 + R_2/R_1$). For example, to program the output for 1.2V choose $R_2/R_1 = 2$. In this example an output current change of 1mA to 1.5A produces $-400\mu\text{V} \cdot (1 + 2) = 1.2\text{mV}$ drop at the output.

Power Good Operation

The LTC3026-1 includes an open-drain power good (PG) output pin with hysteresis. If the chip is in shutdown or under UVLO conditions ($V_{\text{BIAS}} < 4.25\text{V}$ typ.), PG is low impedance to ground. PG becomes high impedance when V_{OUT} rises to 93% of its regulation voltage. PG stays high impedance until V_{OUT} falls back down to 91% of its regulation value. A pull-up resistor can be inserted between PG and a positive logic supply (such as IN, OUT, BIAS, etc.) to signal a valid power good condition. V_{IN} should be the minimum operating voltage (1.14V) or greater for PG to function correctly.

Output Capacitance and Transient Response

The LTC3026-1 is designed to be stable with a wide range of ceramic output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. An output capacitor of $10\mu\text{F}$ or greater with an ESR of 0.05Ω or less is recommended to ensure stability. The LTC3026-1 is a micropower device and output transient response will be a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes. Note that bypass capacitors used to decouple individual components powered by the

LTC3026-1 will increase the effective output capacitor value. High ESR tantalum and electrolytic capacitors may be used, but a low ESR ceramic capacitor must be in parallel at the output. There is no minimum ESR or maximum capacitor size requirements.

Extra consideration must be given to the use of ceramic capacitors. Ceramic capacitors are manufactured with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics used are Z5U, Y5V, X5R and X7R. The Z5U and Y5V dielectrics are good for providing high capacitances in a small package, but exhibit strong voltage and temperature coefficients as shown in Figures 4 and 5. When used with a 2V regulator, a $10\mu\text{F}$ Y5V capacitor can exhibit an effective value as low as $1\mu\text{F}$ to $2\mu\text{F}$ over the operating temperature range. The X5R and X7R dielectrics result in




Figure 4. Ceramic Capacitor DC Bias Characteristics




Figure 5. Ceramic Capacitor Temperature Characteristics

OPERATION

more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values.

A minimum capacitance of 5 μ F must be maintained at all times on the LTC3026-1 LDO output.

Thermal Considerations

The power handling capability of the device will be limited by the maximum rated junction temperature (125°C). The majority of the power dissipated in the device will be the output current multiplied by the input/output voltage differential: $(I_{OUT})(V_{IN} - V_{OUT})$. Note that the BIAS current is less than 200 μ A even under heavy loads, so its power consumption can be ignored for thermal calculations.

The LTC3026-1 has internal thermal limiting designed to protect the device during momentary overload conditions. For continuous normal conditions, the maximum junction temperature rating of 125°C must not be exceeded. It is important to give careful consideration to all sources of thermal resistance from junction to ambient. Additional heat sources mounted nearby must also be considered.

For surface mount devices, heat sinking is accomplished by using the heat-spreading capabilities of the PC board and its copper traces. Copper board stiffeners and plated through holes can also be used to spread the heat generated by power devices.

A junction-to-ambient thermal coefficient of 40°C/W is achieved by connecting the exposed pad of the MSOP or DFN package directly to a ground plane of about 2500mm².

Calculating Junction Temperature

Example: Given an output voltage of 1.2V, an input voltage of 1.8V $\pm$ 4%, an output current range of 0mA to 1A and a maximum ambient temperature of 50°C, what will the maximum junction temperature be?

The power dissipated by the device will be approximately:

$$I_{OUT(MAX)}(V_{IN(MAX)} - V_{OUT})$$

where:

$$\begin{aligned} I_{OUT(MAX)} &= 1A \\ V_{IN(MAX)} &= 1.87V \end{aligned}$$

so:

$$P = 1A(1.87V - 1.2V) = 0.67W$$

Even under worst-case conditions LTC3026-1's BIAS pin power dissipation is only about 1mW, thus can be ignored. The junction to ambient thermal resistance will be on the order of 40°C/W. The junction temperature rise above ambient will be approximately equal to:

$$0.67W(40^\circ\text{C/W}) = 26.8^\circ\text{C}$$

The maximum junction temperature will then be equal to the maximum junction temperature rise above ambient plus the maximum ambient temperature or:

$$T_A = 26.8^\circ\text{C} + 50^\circ\text{C} = 76.8^\circ\text{C}$$

OPERATION

Short-Circuit/Thermal Protection

The LTC3026-1 has built-in output short-circuit current limiting as well as overtemperature protection. During short-circuit conditions, internal circuitry automatically limits the output current to approximately 3A. At higher temperatures, or in cases where internal power dissipation cause excessive self heating on-chip, the thermal shutdown circuitry will shut down the boost converter and LDO when the junction temperature exceeds approximately 150°C. It will reenables the converter and LDO once the junction temperature drops back to approximately 140°C. The LTC3026-1 will cycle in and out of thermal shutdown without latchup or damage until the overstress condition is removed. Long term overstress ($T_J > 125^\circ\text{C}$) should be avoided as it can degrade the performance or shorten the life of the part.

Reverse Input Current Protection

The LTC3026-1 features reverse input current protection to limit current draw from any supplementary power source at the output. Figure 6 shows the reverse output current limit for constant input and output voltages cases. Note: Positive input current represents current flowing into the V_{IN} pin of LTC3026-1.




Figure 6. Input Current vs Input Voltage

With V_{OUT} held at or below the output regulation voltage and V_{IN} varied, I_{IN} current flow will follow Figure 6's curves. I_{IN} reverse current ramps up to about 16μA as the V_{IN} approaches V_{OUT} . Reverse input current will spike up as V_{IN} approaches within about 30mV of V_{OUT} as the reverse current protection circuitry is disabled and normal operation resumes. As V_{IN} transitions above V_{OUT} the reverse current transitions into short-circuit current as long as V_{OUT} is held below the regulation voltage.

Layout Considerations

Connection from BIAS and OUT pins to their respective ceramic bypass capacitor should be kept as short as possible. The ground side of the bypass capacitors should be connected directly to the ground plane for best results or through short traces back to the GND pin of the part. Long traces will increase the effective series ESR and inductance of the capacitor which can degrade performance.

Because the ADJ pin is relatively high impedance (depending on the resistor divider used), stray capacitance at this pin should be minimized (<10pF) to prevent phase shift in the error amplifier loop. Additionally special attention should be given to any stray capacitances that can couple external signals onto the ADJ pin producing undesirable output ripple. For optimum performance connect the ADJ pin to R1 and R2 with a short PCB trace and minimize all other stray capacitance to the ADJ pin.




Figure 7. Suggested Layout


TYPICAL APPLICATIONS

LTC3026 WITH BOOST ENABLED FANOUT:
 3-LTC3026-1 FOR $V_{IN} < 1.4V$
 5-LTC3026-1 FOR $V_{IN} > 1.4V$

30261 TA02


TYPICAL APPLICATIONS

2.5V Output from 3.3V Supply with External 5V Bias




PACKAGE DESCRIPTION

DD Package
10-Lead Plastic DFN (3mm × 3mm)
 (Reference LTC DWG # 05-08-1699 Rev C)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS




NOTE:

1. DRAWING TO BE MADE A JEDEC PACKAGE OUTLINE M0-229 VARIATION OF (WEED-2).
CHECK THE LTC WEBSITE DATA SHEET FOR CURRENT STATUS OF VARIATION ASSIGNMENT
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE
MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE
TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

MSE Package 10-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1664 Rev H)



NOTE:

1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm ($.006$) PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm ($.006$) PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm ($.004$) MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm ($.010$) PER SIDE.

