

LT3029

ABSOLUTE MAXIMUM RATINGS (Note 1)

IN1, IN2 Pin Voltage.....	±22V
OUT1, OUT2 Pin Voltage.....	±22V
Input-to-Output Differential Voltage.....	±22V
ADJ1, ADJ2 Pin Voltage.....	±9V
BYP1, BYP2 Pin Voltage.....	±0.6V
SHDN1, SHDN2 Pin Voltage.....	±22V
Output Short-Circuit Duration.....	Indefinite

Operating Junction Temperature (Notes 2, 12)	
LT3029E.....	–40°C to 125°C
LT3029I.....	–40°C to 125°C
LT3029H.....	–40°C to 150°C
LT3029MP.....	–55°C to 125°C
Storage Temperature Range.....	–65°C to 150°C
Lead Temperature (Soldering, 10 sec)	
(MSOP Only).....	300°C

PIN CONFIGURATION

TOP VIEW DE PACKAGE 16-LEAD (4mm × 3mm) PLASTIC DFN $T_{JMAX} = 125^{\circ}\text{C}$ (LT3029E/LT3029I), $\theta_{JA} = 38^{\circ}\text{C/W}$, $\theta_{JC} = 4.3^{\circ}\text{C/W}$ $T_{JMAX} = 150^{\circ}\text{C}$ (LT3029H), $\theta_{JA} = 38^{\circ}\text{C/W}$, $\theta_{JC} = 4.3^{\circ}\text{C/W}$ EXPOSED PAD (PIN 17) IS GND, MUST BE SOLDERED TO PCB GND	TOP VIEW MSE PACKAGE 16-LEAD PLASTIC MSOP $T_{JMAX} = 125^{\circ}\text{C}$ (LT3029E/LT3029I/LT3029MP), $\theta_{JA} = 37^{\circ}\text{C/W}$, $\theta_{JC} = 5^{\circ}\text{C/W TO } 10^{\circ}\text{C/W}$ $T_{JMAX} = 150^{\circ}\text{C}$ (LT3029H), $\theta_{JA} = 37^{\circ}\text{C/W}$, $\theta_{JC} = 5^{\circ}\text{C/W TO } 10^{\circ}\text{C/W}$ EXPOSED PAD (PIN 17) IS GND, MUST BE SOLDERED TO PCB GND
---	--

ORDER INFORMATION

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3029EDE#PBF	LT3029EDE#TRPBF	3029	16-Lead (4mm × 3mm) Plastic DFN	–40°C to 125°C
LT3029IDE#PBF	LT3029IDE#TRPBF	3029	16-Lead (4mm × 3mm) Plastic DFN	–40°C to 125°C
LT3029HDE#PBF	LT3029HDE#TRPBF	3029	16-Lead (4mm × 3mm) Plastic DFN	–40°C to 150°C
LT3029EMSE#PBF	LT3029EMSE#TRPBF	3029	16-Lead Plastic MSOP	–40°C to 125°C
LT3029IMSE#PBF	LT3029IMSE#TRPBF	3029	16-Lead Plastic MSOP	–40°C to 125°C
LT3029HMSE#PBF	LT3029HMSE#TRPBF	3029	16-Lead Plastic MSOP	–40°C to 150°C
LT3029MPMSE#PBF	LT3029MPMSE#TRPBF	3029	16-Lead Plastic MSOP	–55°C to 125°C
LEAD BASED FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LT3029EDE	LT3029EDE#TR	3029	16-Lead (4mm × 3mm) Plastic DFN	–40°C to 125°C
LT3029IDE	LT3029IDE#TR	3029	16-Lead (4mm × 3mm) Plastic DFN	–40°C to 125°C
LT3029HDE	LT3029HDE#TR	3029	16-Lead (4mm × 3mm) Plastic DFN	–40°C to 150°C
LT3029EMSE	LT3029EMSE#TR	3029	16-Lead Plastic MSOP	–40°C to 125°C
LT3029IMSE	LT3029IMSE#TR	3029	16-Lead Plastic MSOP	–40°C to 125°C
LT3029HMSE	LT3029HMSE#TR	3029	16-Lead Plastic MSOP	–40°C to 150°C
LT3029MPMSE	LT3029MPMSE#TR	3029	16-Lead Plastic MSOP	–55°C to 125°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. *The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandree/>

3029fb

ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 2)

PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Minimum Input Voltage (Notes 3, 11)	$I_{\text{LOAD}} = 500\text{mA}$	●		1.8	2.3	V
ADJ1, ADJ2 Pin Voltage (Notes 3, 4, 9)	$V_{\text{IN}} = 2\text{V}$, $I_{\text{LOAD}} = 1\text{mA}$		1.203	1.215	1.227	V
	$2.3\text{V} < V_{\text{IN}} < 20\text{V}$, $1\text{mA} < I_{\text{LOAD}} < 500\text{mA}$ (E, I, MP)	●	1.191	1.215	1.239	V
	$2.3\text{V} < V_{\text{IN}} < 20\text{V}$, $1\text{mA} < I_{\text{LOAD}} < 500\text{mA}$ (H)	●	1.173	1.215	1.239	V
Line Regulation (Note 3)	$\Delta V_{\text{IN}} = 2\text{V}$ to 20V , $I_{\text{LOAD}} = 1\text{mA}$	●		0.5	5	mV
Load Regulation (Note 3)	$V_{\text{IN}} = 2.3\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 500mA			2.5	6	mV
	$V_{\text{IN}} = 2.3\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 500mA (E, I, MP)	●			15	mV
	$V_{\text{IN}} = 2.3\text{V}$, $\Delta I_{\text{LOAD}} = 1\text{mA}$ to 500mA (H)	●			32	mV
Dropout Voltage $V_{\text{IN}} = V_{\text{OUT(NOMINAL)}}$ (Notes 5, 6, 11)	$I_{\text{LOAD}} = 10\text{mA}$			0.11	0.18	V
	$I_{\text{LOAD}} = 10\text{mA}$	●			0.25	V
	$I_{\text{LOAD}} = 50\text{mA}$			0.16	0.22	V
	$I_{\text{LOAD}} = 50\text{mA}$	●			0.31	V
	$I_{\text{LOAD}} = 100\text{mA}$			0.2	0.25	V
	$I_{\text{LOAD}} = 100\text{mA}$	●			0.34	V
	$I_{\text{LOAD}} = 500\text{mA}$			0.3	0.36	V
	$I_{\text{LOAD}} = 500\text{mA}$	●			0.46	V
GND Pin Current (per Channel) $V_{\text{IN}} = V_{\text{OUT(NOMINAL)}}$ (Notes 5, 7)	$I_{\text{LOAD}} = 0\text{mA}$	●		55	150	μA
	$I_{\text{LOAD}} = 1\text{mA}$	●		90	250	μA
	$I_{\text{LOAD}} = 50\text{mA}$	●		1.1	2	mA
	$I_{\text{LOAD}} = 100\text{mA}$	●		2	3.5	mA
	$I_{\text{LOAD}} = 250\text{mA}$	●		4.3	8	mA
	$I_{\text{LOAD}} = 500\text{mA}$	●		10	16	mA
Output Voltage Noise	$C_{\text{OUT}} = 10\mu\text{F}$, $C_{\text{BYP}} = 10\text{nF}$, $I_{\text{LOAD}} = 500\text{mA}$, $\text{BW} = 10\text{Hz}$ to 100kHz			20		μV_{RMS}
ADJ1/ADJ2 Pin Bias Current	ADJ1, ADJ2 (Notes 3, 8)			30	100	nA
Shutdown Threshold	$V_{\text{OUT}} = \text{Off to On}$	●		0.45	1.1	V
	$V_{\text{OUT}} = \text{On to Off}$	●	0.20	0.40		V
SHDN1/SHDN2 Pin Current (Note 10)	$V_{\text{SHDN1}}, V_{\text{SHDN2}} = 0\text{V}$	●		0	0.5	μA
	$V_{\text{SHDN1}}, V_{\text{SHDN2}} = 20\text{V}$	●		0.6	3	μA
Quiescent Current in Shutdown (per Channel)	$V_{\text{IN}} = 6\text{V}$, $V_{\text{SHDN1}} = 0\text{V}$, $V_{\text{SHDN2}} = 0\text{V}$			0.01	0.1	μA
Ripple Rejection	$V_{\text{IN}} = 2.715\text{V}$ (Avg), $V_{\text{RIPPLE}} = 0.5\text{V}_{\text{P-P}}$, $f_{\text{RIPPLE}} = 120\text{Hz}$, $I_{\text{LOAD}} = 500\text{mA}$		55	67		dB
Current Limit (Note 9)	$V_{\text{IN}} = 7\text{V}$, $V_{\text{OUT}} = 0\text{V}$			1.5		A
	$V_{\text{IN}} = 2.3\text{V}$, $\Delta V_{\text{OUT}} = -0.1\text{V}$	●	520			mA
Input Reverse Leakage Current	$V_{\text{IN}} = -20\text{V}$, $V_{\text{OUT}} = 0\text{V}$	●			1	mA
Reverse Output Current	$V_{\text{OUT}} = 1.215\text{V}$, $V_{\text{IN}} = 0\text{V}$			0.5	10	μA

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: The LT3029 is tested and specified under pulse load conditions such that $T_J \approx T_A$. The LT3029E is 100% tested at $T_A = 25^\circ\text{C}$. Performance of the LT3029E over the full -40°C to 125°C operating junction temperature range is assured by design, characterization and correlation with statistical process controls. The LT3029I is guaranteed over the full -40°C to 125°C operating junction temperature range. The LT3029MP is 100% tested and guaranteed over the -55°C to 125°C operating junction temperature range. The LT3029H is tested at 150°C operating junction temperature. High junction temperatures degrade operating lifetimes. Operating lifetime is derated at junction temperatures greater than 125°C .

Note 3: The LT3029 is tested and specified for these conditions with the ADJ1/ADJ2 pin connected to the corresponding OUT1/OUT2 pin.

Note 4: Maximum junction temperature limits operating conditions. The regulated output voltage specification does not apply for all possible combinations of input voltage and output current. When operating at maximum input voltage, limit the output current range. When operating at maximum output current, limit the input voltage range.

Note 5: To satisfy minimum input voltage requirements, the LT3029 is tested and specified for these conditions with an external resistor divider (two 243k resistors) for an output voltage of 2.437V. The external resistor divider adds $5\mu\text{A}$ of DC load on the output.

Note 6: Dropout voltage is the minimum input to output voltage differential needed to maintain regulation at a specified output current. In dropout, the output voltage equals: $V_{\text{IN}} - V_{\text{DROPOUT}}$.

ELECTRICAL CHARACTERISTICS

Note 7: GND pin current is tested with $V_{IN} = 2.437V$ and a current source load. This means the device is tested while operating in its dropout region or at the minimum input voltage specification. This is the worst-case GND pin current. The GND pin current decreases slightly at higher input voltages. Total GND pin current equals the sum of output 1 and output 2 GND pin currents.

Note 8: ADJ1/ADJ2 pin bias current flows into the pin.

Note 9: The LT3029 contains current limit foldback circuitry. See the Typical Performance Characteristics for current limit as a function of the $V_{IN} - V_{OUT}$ differential voltage.


Note 10: $\overline{SHDN1}/\overline{SHDN2}$ pin current flows into the pin.

Note 11: The LT3029 minimum input voltage specification limits dropout voltage under some output voltage/load conditions. See the curve of Minimum Input Voltage in the Typical Performance Characteristics.

Note 12: The LT3029 includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature exceeds the maximum operating junction temperature when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.


TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ C$, unless otherwise noted.

Typical Dropout Voltage




3029 G01

Guaranteed Dropout Voltage




3029 G02

Dropout Voltage vs Temperature



3029 G03


Quiescent Current (per Channel)



3029 G04


TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.

ADJ1 or ADJ2 Pin Voltage




3029 G05

Quiescent Current (per Channel)




3029 G06

GND Pin Current (per Channel)




3029 G07

GND Pin Current (per Channel)




3029 G08

GND Pin Current vs I_{LOAD}



3029 G09


SHDN1 or SHDN2 Pin Threshold (On-to-Off)



3029 G10


TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.

**SHDN1 or SHDN2 Pin Threshold
(Off-to-On)**




3029 G11

**SHDN1 or SHDN2 Pin
Input Current**




3029 G12

**SHDN1 or SHDN2 Pin
Input Current**




3029 G13

ADJ1 or ADJ2 Pin Bias Current




3029 G14

Current Limit



3029 G15


Current Limit



3029 G16

TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


Reverse Current



I_{ADJ} FLOWS INTO ADJ PIN TO GND PIN
 I_{OUT} FLOWS INTO OUT PIN TO IN PIN


3029 G17

Input Ripple Rejection




3029 G18

Input Ripple Rejection




3029 G19

Input Ripple Rejection




3029 G20

Minimum Input Voltage



3029 G21

Channel-to-Channel Isolation




GIVEN CHANNEL IS TESTED WITH 50mV_{RMS}
 SIGNAL ON OPPOSING CHANNEL, BOTH
 CHANNELS DELIVERING FULL CURRENT

3029 G22


3029fb

TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


Channel-to-Channel Isolation




Load Regulation




Output Noise Spectral Density




Output Noise Spectral Density



RMS Output Noise vs Bypass Capacitor




RMS Output Noise vs Load Current




TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


10Hz to 100kHz Output Noise,
 $C_{BYP} = 0\text{pF}$




10Hz to 100kHz Output Noise,
 $C_{BYP} = 100\text{pF}$



10Hz to 100kHz Output Noise,
 $C_{BYP} = 1000\text{pF}$




10Hz to 100kHz Output Noise,
 $C_{BYP} = 0.01\mu\text{F}$




TYPICAL PERFORMANCE CHARACTERISTICS $T_J = 25^\circ\text{C}$, unless otherwise noted.


Transient Response, $C_{BYP} = 0\text{pF}$




Transient Response, $C_{BYP} = 0.01\mu\text{F}$



Start-Up Time from Shutdown, $C_{BYP} = 0\text{pF}$



Start-Up Time from Shutdown, $C_{BYP} = 0.01\mu\text{F}$



PIN FUNCTIONS

BYP1/BYP2 (Pin 1/Pin 8): Bypass. Use the BYP1/BYP2 pins to bypass the reference of the LT3029 regulator and achieve low output noise performance. Internal circuitry clamps the BYP1/BYP2 pins to $\pm 0.6V$ (one V_{BE}) from ground. A small capacitor from the corresponding output to this pin bypasses the reference to lower the output voltage noise. Using a maximum value of 10nF reduces the output voltage noise to a typical 20 μV_{RMS} over a 10Hz to 100kHz bandwidth. If not used, this pin must be left unconnected.

NC (Pin 2): No Connect. This pin is not connected to any internal circuitry. It may be floated, tied to V_{IN} or tied to GND.

OUT1/OUT2 (Pins 3, 4/Pins 6, 7): Output. The outputs supply power to the loads. A minimum 3.3 μF output capacitor prevents oscillations on each output. Applications with large output load transients require larger values of output capacitance to limit peak voltage transients. See the Applications Information section for more on output capacitance and reverse output characteristics.

GND (Pin 5, 17): Ground. The exposed pad (Pin 17) of the DFN and MSOP packages is an electrical connection to GND. To ensure proper electrical and thermal performance, solder Pin 17 to the PCB ground and tie directly to Pin 5. Connect the bottom of the output voltage setting resistor divider directly to GND (Pin 5) for optimum load regulation performance.

IN1/IN2 (Pins 13, 14/Pins 11, 12): Inputs. The IN1/IN2 pins supply power to each channel. The LT3029 requires a bypass capacitor at the IN1/IN2 pins if located more than six inches away from the main input filter capacitor. Include a bypass capacitor in battery-powered circuits,

as a battery's output impedance rises with frequency. A bypass capacitor in the range of 1 μF to 10 μF suffices. The LT3029's design withstands reverse voltages on the IN pins with respect to ground and the OUT pins. In the case of a reversed input, which occurs if a battery is plugged in backwards, the LT3029 acts as if a diode is in series with its input. No reverse current flows into the LT3029 and no reverse voltage appears at the load. The device protects itself and the load.

SHDN1/SHDN2 (Pin 15/Pin 10): Shutdown. Pulling the SHDN1 or SHDN2 pin low puts its corresponding LT3029 channel into a low power state and turns its output off. The SHDN1 and SHDN2 pins are completely independent of each other, and each SHDN pin only affects operation on its corresponding channel. Drive the SHDN1 and SHDN2 pins with either logic or an open collector/drain with pull-up resistors. The resistors supply the pull-up current to the open collectors/drains and the SHDN1 or SHDN2 current, typically less than 1 μA . If unused, connect the SHDN1 and SHDN2 to their corresponding IN pins. Each channel will be in its low power shutdown state if its corresponding SHDN pin is not connected.

ADJ1/ADJ2: (Pin 16/Pin 9) Adjust Pin. These are the error amplifier inputs. These pins are internally clamped to $\pm 9V$. A typical input bias current of 30nA flows into the pins (see curve of ADJ1/ADJ2 Pin Bias Current vs Temperature in the Typical Performance Characteristics section). The ADJ1 and ADJ2 pin voltage is 1.215V referenced to ground and the output voltage range is 1.215V to 19.5V.

APPLICATIONS INFORMATION

The LT3029 is a dual 500mA/500mA low dropout regulator with independent inputs, micropower quiescent current and shutdown. The device supplies up to 500mA from each channel's output at a typical dropout voltage of 300mV. The two regulators share a common GND pin and are thermally coupled. However, the two inputs and outputs of the LT3029 operate independently. **Each channel can be shut down independently, but a thermal shutdown fault on either channel shuts off the output on both channels.** The addition of a 10nF reference bypass capacitor lowers output voltage noise to 20μV_{RMS} over a 10Hz to 100kHz bandwidth. Additionally, the reference bypass capacitor improves transient response of the regulator, lowering the settling time for transient load conditions. The low operating quiescent current (55μA per channel) drops to less than 1μA in shutdown. In addition to the low quiescent current, the LT3029 regulator incorporates several protection features that make it ideal for use in battery-powered systems. Most importantly, the device protects itself against reverse input voltages. Current limiting with foldback necessitates a minimum load current of 20μA for input/output voltage differentials of more than 10V to keep the output regulated.

Adjustable Operation

Each of the LT3029's channels has an output voltage range of 1.215V to 19.5V. Figure 1 illustrates that output voltage is set by the ratio of two external resistors. The device regulates the output to maintain the corresponding ADJ pin voltage at 1.215V referenced to ground. R1's current equals 1.215V/R1. R2's current equals R1's current plus the ADJ pin bias current. The ADJ pin bias current, 30nA at 25°C, flows through R2 into the ADJ pin. Use the formula in Figure 1 to calculate output voltage. Linear Technology recommends that the value of R1 be less than 243k to minimize errors in the output voltage due to the ADJ pin bias current. In shutdown, the output turns off and the divider current is zero. Curves of ADJ Pin Voltage vs Temperature and ADJ Pin Bias Current vs Temperature appear in the Typical Performance Characteristics section.




Figure 1. Adjustable Operation

Linear Technology tests and specifies each LT3029 channel with its ADJ pin tied to the corresponding OUT pin for a 1.215V output voltage. Specifications for output voltages greater than 1.215V are proportional to the ratio of desired output voltage to 1.215V:

$$\frac{V_{OUT}}{1.215V}$$

For example, load regulation on either output for an output current change of 1mA to 500mA is typically –2.5mV at $V_{OUT} = 1.215V$. At $V_{OUT} = 2.5V$, load regulation is:

$$\frac{2.5V}{1.215V} \cdot (-2.5mV) = -5.14mV$$

Table 1 shows 1% resistor divider values for some common output voltages with a resistor divider current of approximately 5μA.

Table 1. Output Voltage Resistor Divider Values

V _{OUT} (V)	R1 (k)	R2 (k)
1.5	237	54.9
1.8	237	113
2.5	243	255
3	232	340
3.3	210	357
5	200	619

APPLICATIONS INFORMATION

Bypass Capacitance and Low Noise Performance

Using a bypass capacitor connected between a channel's BYP pin and its corresponding OUT pin significantly lowers LT3029 output voltage noise, but is not required in all applications. Linear Technology recommends a good quality low leakage capacitor. This capacitor bypasses the regulator's reference, providing a low frequency noise pole. A 10nF bypass capacitor introduces a noise pole that decreases output voltage noise to as low as $20\mu\text{V}_{\text{RMS}}$. Using a bypass capacitor provides the added benefit of improving transient response. With no bypass capacitor, and a $10\mu\text{F}$ output capacitor, a 100mA to 500mA load step settles to within 1% of its final value in approximately 100 μs . With the addition of a 10nF bypass capacitor and evaluating the same load step, output voltage excursion stays within 1% (see Transient Response in the Typical Performance Characteristics section). Using a bypass capacitor makes regulator start-up time proportional to the value of the bypass capacitor. For example, a 10nF bypass capacitor and $10\mu\text{F}$ output capacitor slow start-up time to 7ms.

Output Capacitance and Transient Response

The LT3029 design is stable with a wide range of output capacitors. The ESR of the output capacitor affects stability, most notably with small capacitors. Linear Technology recommends a minimum output capacitor of $3.3\mu\text{F}$ with an ESR of 3Ω , or less, to prevent oscillations. The LT3029 is a micropower device, and output transient response is a function of output capacitance. Larger values of output capacitance decrease the peak deviations and provide improved transient response for larger load current changes.

Ceramic capacitors require extra consideration. Manufacturers make ceramic capacitors with a variety of dielectrics, each with different behavior across temperature and applied voltage. The most common dielectrics specify the EIA temperature characteristic codes of Z5U, Y5V, X5R and X7R. Z5U and Y5V dielectrics provide high C-V products in a small package at low cost, but exhibit strong voltage and temperature coefficients, as shown in Figures

2 and 3. When used with a 5V regulator, a 16V $10\mu\text{F}$ Y5V capacitor can exhibit an effective value as low as $1\mu\text{F}$ to $2\mu\text{F}$ for the applied DC bias voltage and over the operating temperature range. X5R and X7R dielectrics result in more stable characteristics and are more suitable for use as the output capacitor. The X7R type has better stability across temperature, while the X5R is less expensive and is available in higher values.




Figure 2. Ceramic Capacitor DC Bias Characteristics




Figure 3. Ceramic Capacitor Temperature Characteristics

APPLICATIONS INFORMATION

Exercise care even when using X5R and X7R capacitors; the X5R and X7R codes only specify operating temperature range and maximum capacitance change over temperature. Capacitance change due to DC bias (voltage coefficient) with X5R and X7R capacitors is better than with Y5V and Z5U capacitors, but can still be significant enough to drop capacitor values below appropriate levels. Capacitor DC bias characteristics tend to improve as case size increases. Linear Technology recommends verifying expected versus actual capacitance values at operating voltage in situ for an application.

Voltage and temperature coefficients are not the only sources of problems. Some ceramic capacitors have a piezoelectric response. A piezoelectric device generates voltage across its terminals due to mechanical stress, similar to the way a piezoelectric accelerometer or microphone works. For a ceramic capacitor, the stress can be induced by vibrations in the system or thermal transients. The resulting voltages produced can cause appreciable amounts of noise, especially when a ceramic capacitor is used for noise bypassing. A ceramic capacitor produced Figure 4's trace in response to light tapping from a pencil. Similar vibration induced behavior can masquerade as increased output voltage noise.




Figure 4. Noise Resulting from Tapping on a Ceramic Capacitor

Thermal Considerations

The LT3029's power handling capability limits the maximum rated junction temperature (125°C, LT3029E/LT3029I/LT3029MP or 150°C, LT3029H). Two components comprise the power dissipated by each channel:

1. Output current multiplied by the input/output voltage differential: $(I_{OUT})(V_{IN} - V_{OUT})$, and
2. GND pin current multiplied by the input voltage: $(I_{GND})(V_{IN})$.

Ground pin current is found by examining the GND Pin Current curves in the Typical Performance Characteristics section.

Power dissipation for each channel equals the sum of the two components listed above. Total power dissipation for the LT3029 equals the sum of the power dissipated by each channel.

The LT3029's internal thermal shutdown circuitry protects both channels of the device if either channel experiences an overload or fault condition. Activation of the thermal shutdown circuitry turns both channels off. If the overload or fault condition is removed, both outputs are allowed to turn back on. For continuous normal conditions, do not exceed the maximum junction temperature rating of (125°C, LT3029E/LT3029I/LT3029MP or 150°C, LT3029H). Carefully consider all sources of thermal resistance from junction-to-ambient, including additional heat sources mounted in proximity to the LT3029. For surface mount devices, use the heat spreading capabilities of the PC board and its copper traces to accomplish heat sinking. Copper board stiffeners and plated through-holes can also spread the heat generated by power devices.

The following tables list thermal resistance as a function of copper area in a fixed board size. All measurements were taken in still air on a four-layer FR-4 board with 1oz solid internal planes, and 2oz external trace planes with a total board thickness of 1.6mm. For further information on thermal resistance and using thermal information, refer to JEDEC standard JESD51, notably JESD51-12.

APPLICATIONS INFORMATION

Table 2. DE Package, 16-Lead DFN

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	36°C/W
1000mm ²	2500mm ²	2500mm ²	37°C/W
225mm ²	2500mm ²	2500mm ²	38°C/W
100mm ²	2500mm ²	2500mm ²	40°C/W

*Device is mounted on topside.

Table 3. MSE Package, 16-Lead MSOP

COPPER AREA		BOARD AREA	THERMAL RESISTANCE (JUNCTION-TO-AMBIENT)
TOPSIDE*	BACKSIDE		
2500mm ²	2500mm ²	2500mm ²	35°C/W
1000mm ²	2500mm ²	2500mm ²	36°C/W
225mm ²	2500mm ²	2500mm ²	37°C/W
100mm ²	2500mm ²	2500mm ²	39°C/W

*Device is mounted on topside.

The junction-to-case thermal resistance (θ_{JC}), measured at the Exposed Pad on the back of the die, is 4.3°C/W for the DFN package, and 5°C/W to 10°C/W for the MSOP package.

Calculating Junction Temperature

Example: Channel 1's output voltage is set to 1.8V. Channel 2's output voltage is set to 1.5V. Each channel's input voltage is 2.5V. Each channel's output current range is 0mA to 500mA. The application has a maximum ambient temperature of 50°C. What is the LT3029's maximum junction temperature?

The power dissipated by each channel equals:

$$I_{OUT(MAX)}(V_{IN} - V_{OUT}) + I_{GND}(V_{IN})$$

where for each output:

$$I_{OUT(MAX)} = 500\text{mA}$$

$$V_{IN} = 2.5\text{V}$$

$$I_{GND} \text{ at } (I_{OUT} = 500\text{mA}, V_{IN} = 2.5\text{V}) = 8.5\text{mA}$$

So, for output 1:

$$P = 500\text{mA} (2.5\text{V} - 1.8\text{V}) + 8.5\text{mA} (2.5\text{V}) = 0.37\text{W}$$

For output 2:

$$P = 500\text{mA} (2.5\text{V} - 1.5\text{V}) + 8.5\text{mA} (2.5\text{V}) = 0.52\text{W}$$

The thermal resistance is in the range of 35°C/W to 40°C/W, depending on the copper area. So, the junction temperature rise above ambient temperature approximately equals:

$$(0.37\text{W} + 0.52\text{W}) 39^\circ\text{C/W} = 34.7^\circ\text{C}$$

The maximum junction temperature then equals the maximum ambient temperature plus the maximum junction temperature rise above ambient temperature, or:

$$T_{JMAX} = 50^\circ\text{C} + 34.7^\circ\text{C} = 84.7^\circ\text{C}$$

Protection Features

The LT3029 regulator incorporates several protection features that make it ideal for use in battery-powered circuits. In addition to the normal protection features associated with monolithic regulators, such as current limiting and thermal limiting, the device protects itself against reverse input voltages and reverse voltages from output to input. The two regulators have independent inputs, a common GND pin and are thermally coupled. However, the two channels of the LT3029 operate independently. Each channel's output can be shut down independently, and a fault condition on one output does not affect the other output electrically, unless the thermal shutdown circuitry is activated.

Current limit protection and thermal overload protection protect the device against current overload conditions at each output of the LT3029. For normal operation, do not allow the junction temperature to exceed 125°C (LT3029E/LT3029I/LT3029MP) or 150°C (LT3029H). The typical thermal shutdown temperature threshold is 165°C and the circuitry incorporates approximately 5°C of hysteresis.

Each channel's input withstands reverse voltages of 22V. Current flow into the device is limited to less than 1mA (typically less than 100μA) and no negative voltage appears at the respective channel's output. The device protects both itself and the load against batteries that are plugged in backwards.

The LT3029 incurs no damage if either channel's output is pulled below ground. If the input is left open-circuit, or grounded, the output can be pulled below ground by 22V. The output acts like an open circuit, and no current flows from the output. However, current flows in (but is limited by) the external resistor divider that sets the output voltage.

3029fb

APPLICATIONS INFORMATION

The LT3029 incurs no damage if either ADJ pin is pulled above or below ground by 9V. If the input is left open circuit or grounded, the ADJ pins perform like an open circuit down to -1.5V , and then like a $1.2\text{k}\Omega$ resistor down to -9V when pulled below ground. When pulled above ground, the ADJ pins perform like an open circuit up to 0.5V , then like a $5.7\text{k}\Omega$ resistor up to 3V , then like a $1.8\text{k}\Omega$ resistor up to 9V .

In situations where an ADJ pin connects to a resistor divider that would pull the pin above its 9V clamp voltage if the output is pulled high, the ADJ pin input current must be limited to less than 5mA . For example, assume a resistor divider sets the regulated output voltage to 1.5V , and the output is forced to 20V . The top resistor of the resistor divider must be chosen to limit the current into the ADJ pin to less than 5mA when the ADJ pin is at 9V . The 11V difference between the OUT and ADJ pins divided by the 5mA maximum current into the ADJ pin yields a minimum top resistor value of $2.2\text{k}\Omega$.

In circuits where a backup battery is required, several different input/output conditions can occur. The output voltage may be held up while the input is either pulled to ground, pulled to some intermediate voltage or is left open-circuit. Current flow back into the output follows the curve shown in Figure 5.




Figure 5. Reverse Output Current

If either of the LT3029's IN pins is forced below its corresponding OUT pin, or the OUT pin is pulled above its corresponding IN pin, input current for that channel typically drops to less than $2\mu\text{A}$. This occurs if the IN pin is connected to a discharged (low voltage) battery, and either a backup battery or a second regulator circuit holds up the output. The state of that channel's SHDN pin has no effect on the reverse output current if the output is pulled above the input.

Overload Recovery


Like many IC power regulators, the LT3029 has safe operating area (SOA) protection. The safe area protection decreases current limit as input-to-output voltage increases and keeps the power transistor inside a safe operating region for all values of input-to-output voltage. The protective design provides some output current at all values of input-to-output voltage up to the specified maximum operational input voltage of 20V .

When power is first applied, as input voltage rises, the output follows the input, allowing the regulator to start-up into very heavy loads. During start-up, as the input voltage is rising, the input-to-output voltage differential is small, allowing the regulator to supply large output currents. With a high input voltage, an event can occur wherein removal of an output short will not allow the output to recover. The event occurs with a heavy output load when the input voltage is high and the output voltage is low. Common situations occur immediately after the removal of a short-circuit or if the shutdown pin is pulled high after the input voltage has already been turned on. The load line intersects the output current curve at two points creating two stable output operating points for the regulator. With this double intersection, the input power supply may need to be cycled down to zero and brought up again to make the output recover.



PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

DE Package
16-Lead Plastic DFN (4mm × 3mm)
 (Reference LTC DWG # 05-08-1732 Rev 0)



RECOMMENDED SOLDER PAD PITCH AND DIMENSIONS
 APPLY SOLDER MASK TO AREAS THAT ARE NOT SOLDERED




NOTE:

1. DRAWING PROPOSED TO BE MADE VARIATION OF VERSION (WGED-3) IN JEDEC PACKAGE OUTLINE MO-229
2. DRAWING NOT TO SCALE
3. ALL DIMENSIONS ARE IN MILLIMETERS
4. DIMENSIONS OF EXPOSED PAD ON BOTTOM OF PACKAGE DO NOT INCLUDE MOLD FLASH. MOLD FLASH, IF PRESENT, SHALL NOT EXCEED 0.15mm ON ANY SIDE
5. EXPOSED PAD SHALL BE SOLDER PLATED
6. SHADED AREA IS ONLY A REFERENCE FOR PIN 1 LOCATION ON THE TOP AND BOTTOM OF PACKAGE

PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/designtools/packaging/> for the most recent package drawings.

MSE Package 16-Lead Plastic MSOP, Exposed Die Pad (Reference LTC DWG # 05-08-1667 Rev F)



NOTE:



1. DIMENSIONS IN MILLIMETER/(INCH)
2. DRAWING NOT TO SCALE
3. DIMENSION DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
MOLD FLASH, PROTRUSIONS OR GATE BURRS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
4. DIMENSION DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.152mm (.006") PER SIDE
5. LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.102mm (.004") MAX
6. EXPOSED PAD DIMENSION DOES INCLUDE MOLD FLASH. MOLD FLASH ON E-PAD SHALL NOT EXCEED 0.254mm (.010") PER SIDE.

REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	3/11	Added Overload Recovery section to Applications Information	16
B	4/14	Added H-grade to the DFN package	2

TYPICAL APPLICATION

Coincident Tracking Supply Application



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1761	100mA, Low Noise Micropower LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.3V, I_Q = 20µA, I_{SD} < 1µA, Low Noise < 20µV _{RMS} , Stable with 1µF Ceramic Capacitors, ThinSOT™ Package
LT1763	500mA, Low Noise Micropower LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.3V, I_Q = 30µA, I_{SD} < 1µA, Low Noise < 20µV _{RMS} , S8 and DFN Packages
LT1963/ LT1963A	1.5A, Low Noise, Fast Transient Response LDOs	V_{IN} : 2.1V to 20V, $V_{OUT(MIN)}$ = 1.21V, V_{DO} = 0.34V, I_Q = 1mA, I_{SD} < 1µA, Low Noise: < 40µV _{RMS} , "A" Version Stable with Ceramic Capacitors; DD, TO220-5, SOT223, S8 and TSSOP Packages
LT1964	200mA, Low Noise Micropower, Negative LDO	V_{IN} : -1.9V to -20V, $V_{OUT(MIN)}$ = -1.22V, V_{DO} = 0.34V, I_Q = 30µA, I_{SD} = 3µA, Low Noise: < 30µV _{RMS} , Stable with Ceramic Capacitors, ThinSOT Package
LT1965	1.1A, Low Noise LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.20V, V_{DO} = 0.31V, I_Q = 0.5mA, I_{SD} < 1µA, Low Noise: < 40µV _{RMS} , Stable with Ceramic Capacitors; 3mm × 3mm DFN, MS8E, DD-Pak and TO-220 Packages
LT3020	100mA, Low Voltage VLDO	V_{IN} : 0.9V to 10V, $V_{OUT(MIN)}$ = 0.20V, V_{DO} = 0.15V, I_Q = 120µA, I_{SD} < 3µA; 3mm × 3mm DFN and MS8 Packages
LT3021	500mA, Low Voltage VLDO	V_{IN} : 0.9V to 10V, $V_{OUT(MIN)}$ = 0.20V, V_{DO} = 0.16V, I_Q = 120µA, I_{SD} < 3µA; 5mm × 5mm DFN and SO8 Packages
LT3023	Dual 100mA, Low Noise, Micropower LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 40µA, I_{SD} < 1µA; DFN and MS10E Packages
LT3024	Dual 100mA/500mA, Low Noise, Micropower LDO	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 60µA, I_{SD} < 1µA; DFN and TSSOP-16E Packages
LTC3025	300mA, Low Voltage Micropower VLDO	V_{IN} : 0.9V to 5.5V, Low I_Q : 54µA, Low Noise < 80µV _{RMS} , 45mV Dropout Voltage; 2mm × 2mm 6-Lead DFN Package
LTC3026	1.5A, Low Input Voltage VLDO	V_{IN} : 1.14V to 5.5V, Low I_Q : 950µA, Low Noise < 110µV _{RMS} , 100mV Dropout Voltage; 10-Lead 3mm × 3mm DFN and MS10E Packages
LT3027	Dual 100mA, Low Noise, Micropower LDO with Independent Inputs	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.30V, I_Q = 50µA, I_{SD} < 1µA; DFN and MS10E Packages
LT3028	Dual 100mA/500mA, Low Noise, Micropower LDO with Independent Inputs	V_{IN} : 1.8V to 20V, $V_{OUT(MIN)}$ = 1.22V, V_{DO} = 0.32V, I_Q = 60µA, I_{SD} < 1µA; DFN and TSSOP-16E Packages
LT3080/ LT3080-1	1.1A, Parallelable, Low Noise LDO	V_{IN} : 1.2V to 36V, V_{OUT} : 0V to 35.7V, Low Noise < 40µV _{RMS} , 300mV Dropout Voltage (2-Supply Operation), Current-Based Reference with 1-Resistor V_{OUT} Set, Directly Parallelable (No Op Amp Required), Stable with Ceramic Capacitors; TO-220, SOT-223, MS8E and 3mm × 3mm DFN Packages