Electrical Characteristics at $Ta = 25^{\circ}C$, $V_{CC}1 = V_{CC}2 = 8V$, $V_{REF} = 1.65V$

Devenueter	Currents and	O a a distance	Ratings			L los it		
Parameter	Symbol	Conditions	min	typ	max	Unit		
All Blocks								
No-load current drain ON	I _{CC} -ON	All outputs on *1, FWD=REV=0V		30	50	mA		
VREF input voltage range	V _{REF} -IN		0.5		V _{CC} -1.5	V		
BTL AMP								
Output offset voltage	VOFF	BTL amplifier, the voltage difference between each channel outputs	-50		+50	mV		
Input voltage range	VIN	Applied to pins V_{IN} 1 to V_{IN} 4	0		VCC	V		
Output voltage	VO	Voltage between V_O+ and V_O- for each channel when RL=8 Ω *2	4	5		V		
Closed-circuit voltage gain	VG	The gain from the input to the output		4		deg		
MUTE ON voltage	V _{MT} ON	*3	2		sv _{CC}	V		
MUTE OFF voltage	V _{MT} OFF	*3	0		0.5	V		
Slew rate	Slew rate SR For the independent amplifier.			0.5		V/µs		
Times 2 when between outputs		Times 2 when between outputs *4						
H-bridge Block	1	1	1		1	1		
Output voltage	V _O -LOAD	Voltage between V_{O} + and V_{O} - for each	6.2	6.7		V		
		channel when $R_L=10\Omega$						
Input low level	V _{IN} -L		0		1	V		
Input high level	V _{IN} -H		2		SVCC	V		
Output setting voltage	VCONT	Voltage between V _O + and V _O - for each		2.8		V		
		channel when VCONT=3V and RL=10 Ω						
Regulator Block								
Output voltage	Vreg	IL=100mA	3.05	3.3	3.55	V		
Output load variation	ΔV _{RL}	IL=0 to 200mA	-50	0	10	mV		
Supply voltage variation	ΔVV_{CC}	V _{CC} =6 to 12V, I _L =100mA		21	60	mV		

*1: The total current dissipation for SV_{CC}, PV_{CC}1, and PV_{CC}2 with no load

*2: Output in the saturated state

*3: When the MUTE pin is high, the BTL output will be on, and when low, the BTL output will be OFF (HI impedance).

*4: Design guarantee value

Package Dimensions

unit : mm (typ) 3251





Block Diagram



ILA06744

Pin Description

Pin No.	Pin Name	Description	Equivalent Circuit Diagram
1	V _O 3+	Channel 3 (BTL) output (+)	
2	V _O 3-	Channel 3 (BTL) output (-)	
3	V _O 2+	Channel 2 (BTL) output (+)	
4	V _O 2-	Channel 2 (BTL) output (-)	
5	V _O 1+	Channel 1 (BTL) output (+)	
6	V _O 1-	Channel 1 (BTL) output (-)	
7	PGND	Power system ground for channels 1 to 4 (BTL)	Pin 1 to 6, 35, 36
9	PV _{CC} 1	Power system power supply for channels 1 to 4 (BTL)	
		(shorted to SV _{CC})	
35	V _O 4+	Channel 4 (BTL) output (+)	
36	V _O 4-	Channel 4 (BTL) output (-)	
			Din7
8	REGIN	Regulator (to the base of the external PNP transistor)	
			₹ ĕ
			Pin 8
10	REGOLIT	Regulator (to the collector of the external PNP transistor)	Ŭ
			_
11	VIN ¹	Channel 1 input	9
12	VIN1G	Channel 1 input (gain adjustment)	
13	VIN ²	Channel 2 input	Pin 11, 13, \square \uparrow
14	VIN2G	Channel 2 input (gain adjustment)	15, 17 W
15	VIN3	Channel 3 input	
10	VINSG	Channel 3 input (gain adjustment)	
10	VIN4 Visi4C	Channel 4 input	
10	VIN4G	Channel 4 input (gain aujustment)	1κΩ
			Pin 12, 14,W \
19	FWD5	Channel 5 output direction switching (FWD).	
	-	H-bridge logic input	
20	REV5	Channel 5 output direction switching (REV),	Dia 10, 20 50kΩ
		H-bridge logic input	
22	FWD6	Channel 6 output direction switching (FWD),	
23	REV6	Channel 6 output direction switching (REV),	
	-	H-bridge logic input	

Continued on next page.

Continued from preceding page.						
Pin No.	Pin Name	Description	Equivalent Circuit Diagram			
21	VCONT5	Channel 5 output voltage setting	0			
24	VCONT6	Channel 6 output voltage setting	PVCC Pin 21, 24 PGND PGND PGND			
25	VREFIN	Reference voltage input	Pin 25 PGND SGND			
28	PV _{CC} 2	Power system power supply for for channels 5 and 6 (H-bridge)				
30	PGND2	Power system ground for channels 5 and 6 (H-bridge)	Pin 28			
31	V _O 6+	Channel 6 (H-bridge) output (+)				
32	V _O 6-	Channel 6 (H-bridge) output (-)				
33	V _O 5+	Channel 5 (H-bridge) output (+)				
34	V _O 5-	Channel 5 (H-bridge) output (-)	Pin 31, 32 33, 34			
29	MUTE	BTL mute signal input	Pin 29			
26	SGND	Signal system ground				
27	SV _{CC}	Signal system power supply (shorted to PV _{CC} 1)				

Truth Table

INF	TUT	OUTPUT		
FWD5(6)	REV5(6)	V _O 5(6)+	V _O 5(6)-	
L	L	Z	Z	
L	н	н	L	
н	L	L	н	
Н	Н	L	L	

*Z: HI-Impedance

Sample Application Circuit



ILA06743

- Specifications of any and all SANYO Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of January, 2007. Specifications and information herein are subject to change without notice.