

PIN CONFIGURATION

PIN CONFIGURA Package	Pin Configuration (Top View)
QFN-44	V Y
eTQFP-48	0UT3 1 0



PIN DESCRIPTION

No.		Pin	Description
QFN	eTQFP	Pin	Description
1~3	1~3	OUT3 ~ OUT5	Output channel 3~5 for LEDs.
4~16	5~17	OUT6 ~ OUT18	Output channel 6~18 for LEDs.
17,39	4,18,19, 33,42,43	GND	Ground.
18~30	20~32	OUT19 ~ OUT31	Output channel 19~31 for LEDs.
31~35	34~38	OUT32 ~ OUT36	Output channel 32~36 for LEDs.
36	39	SDB	Shutdown the chip when pulled low.
37	40	AD	I2C address setting.
38	41	VCC	Power supply.
40	44	R_EXT	Input terminal used to connect an external resistor. This regulates the global output current.
41	45	SDA	I2C serial data.
42	46	SCL	I2C serial clock.
43,44	47,48	OUT1, OUT2	Output channel 1, 2 for LEDs.
		Thermal Pad	Connect to GND.



ORDERING INFORMATION Industrial Range: -40°C to +85°C

Order Part No.	Package	QTY
IS31FL3236-QFLS2-TR	QFN-44, Lead-free	2500/Reel
IS31FL3236-TQLS2-TR	eTQFP-48, Lead-free	2500/Reel
IS31FL3236-TQLS2	eTQFP-48, Lead-free	250/Tray

Copyright © 2018 Lumissil Microsystems. All rights reserved. Lumissil Microsystems reserves the right to make changes to this specification and its products at any time without notice. Lumissil Microsystems assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Lumissil Microsystems does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Lumissil Microsystems receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Lumissil Microsystems is adequately protected under the circumstances

Lumissil Microsystems – www.lumissil.com Rev. G, 02/11/2018



ABSOLUTE MAXIMUM RATINGS

Supply voltage, V _{CC}	-0.3V ~ +6.0V
Voltage at SCL, SDA, SDB, OUT1 to OUT36	$-0.3V \sim V_{CC} + 0.3V$
Maximum junction temperature, T _{JMAX}	+150°C
Storage temperature range, T _{STG}	-65°C ~ +150°C
Operating temperature range, $T_A=T_J$	-40°C ~ +85°C
Package thermal resistance, junction to ambient (4 layer standard	32.65°C/W (QFN)
test PCB based on JEDEC standard), θ_{JA}	38.72°C/W (eTQFP)
ESD (HBM)	±8kV
ESD (CDM)	±1kV

Note: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

Typical values are $T_A = 25^{\circ}C$, $V_{CC} = 3.6V$.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{CC}	Supply voltage		2.7		5.5	V
I _{MAX}	Maximum global output current	V _{CC} = 4.2V, V _{OUT} = 0.8V R _{EXT} = 2kΩ, SL = "00" (Note 1)		38		mA
I _{OUT}	Output current	V _{OUT} = 0.6V R _{EXT} = 3.3kΩ, SL = "00"		23		mA
I _{CC}	Quiescent power supply current	R _{EXT} = 3.3kΩ		9		mA
I _{SD}	Shutdown current	$V_{SDB} = 0V$ or software shutdown T _A = 25°C, V _{CC} = 3.6V	2	3	5	μA
I _{OZ}	Output leakage current	V_{SDB} = 0V or software shutdown, V_{OUT} = 5.5V			0.2	μA
V_{EXT}	Output voltage of R_EXT pin			1.3		V
_ogic Elec	ctrical Characteristics (SDA, SC	CL, SDB)				
V _{IL}	Logic "0" input voltage	V _{CC} = 2.7V~5.5V			0.4	V
V _{IH}	Logic "1" input voltage	V _{CC} = 2.7V~5.5V	1.4			V
IIL	Logic "0" input current	V _{INPUT} = 0V (Note 2)		5		nA
I _{IH}	Logic "1" input current	V _{INPUT} = V _{CC} (Note 2)		5		nA

DIGITAL INPUT SWITCHING CHARACTERISTICS (NOTE 2)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
f _{SCL}	Serial-Clock frequency				400	kHz
t _{BUF}	Bus free time between a STOP and a START condition		1.3			μs
t _{hd, sta}	Hold time (repeated) START condition		0.6			μs
t _{su, sta}	Repeated START condition setup time		0.6			μs
t _{su, sto}	STOP condition setup time		0.6			μs
t _{HD, DAT}	Data hold time				0.9	μs
$t_{\text{SU, DAT}}$	Data setup time		100			ns
t _{LOW}	SCL clock low period		1.3			μs
t _{HIGH}	SCL clock high period		0.7			μs
t _R	Rise time of both SDA and SCL signals, receiving	(Note 3)		20+0.1C _b	300	ns
t _F	Fall time of both SDA and SCL signals, receiving	(Note 3)		20+0.1C _b	300	ns

Note 1: The recommended minimum value of R_{EXT} is $2k\Omega$, or it may cause a large current.

Note 2: Guaranteed by design.

Note 3: C_b = total capacitance of one bus line in pF. $I_{SINK} \le$ 6mA. t_R and t_F measured between 0.3 \times V_{CC} and 0.7 \times V_{CC}.

DETAILED DESCRIPTION

I2C INTERFACE

The IS31FL3236 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS31FL3236 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Since IS31FL3236 only supports write operations, A0 must always be "0". The value of bits A1 and A2 are decided by the connection of the AD pin.

The complete slave address is:

 Table 1
 Slave Address (Write Only):

Bit	A7:A3	A2:A1	A0	
Value	01111	AD	0	

AD connected to GND, AD = 00; AD connected to VCC, AD = 11;

AD connected to VCC, AD = 11; AD connected to SCL, AD = 01;

AD connected to SDA, AD = 10;

The SCL line is uni-directional. The SDA line is bi-directional (open-collector) with a pull-up resistor (typically 4.7k Ω). The maximum clock frequency specified by the I2C standard is 400kHz. In this discussion, the master is the microcontroller and the slave is the IS31FL3236.

The timing diagram for the I2C is shown in Figure 2. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.



The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS31FL3236's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS31FL3236 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.


Following acknowledge of IS31FL3236, the register address byte is sent, most significant bit first. IS31FL3236 must generate another acknowledge indicating that the register address has been received.


Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31FL3236 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS31FL3236, load the address of the data register that the first data byte is intended for. During the IS31FL3236 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31FL3236 will be placed in the new address, and so on. The auto increment of the address will continue as long as data continues to be written to IS31FL3236 (Figure 5).





Lumissil Microsystems – www.lumissil.com Rev. G, 02/11/2018




Figure 5 Writing to IS31FL3236 (Automatic Address Increment)

REGISTERS DEFINITIONS

Table 2 Register Function

Address	Name	Function	Table	Default
00h	Shutdown Register	Set software shutdown mode	3	0000 0000
01h~24h	PWM Register	36 channels PWM duty cycle data register	4	0000 0000
25h	Update Register	Load PWM Register and LED Control Register's data	-	XXXX XXXX
26h~49h	LED Control Register	Channel 1 to 36 enable bit and current setting	5	
4Ah	Global Control Register	Set all channels enable	6	0000 0000
4Fh	Reset Register	Reset all registers into default value	-	XXXX XXXX

Table 3 00h Shutdown Register

Bit	D7:D1	D0
Name	-	SSD
Default	000000	0

The Shutdown Register sets software shutdown mode of IS31FL3236.

SSD Software Shutdown Enable

- 0 Software shutdown mode
- 1 Normal operation

Table 4 01h~24h PWM Register(OUT1~OUT36)

Bit	D7:D0
Name	PWM
Default	0000 0000

The PWM Registers adjusts LED luminous intensity in 256 steps.

The value of a channel's PWM Register decides the average output current for each output, OUT1~OUT36. The average output current may be computed using the Formula (1):

$$I_{PWM} = \frac{I_{OUT}}{256} \cdot \sum_{n=0}^{7} D[n] \cdot 2^{n}$$
(1)

Where "n" indicates the bit location in the respective PWM register.

MICROSYSTEM

A Division of



For example: D7:D0 = 10110101,

 $I_{OUT} = I_{MAX} (2^0 + 2^2 + 2^4 + 2^5 + 2^7)/256$

The I_{OUT} of each channel is setting by the SL bit of LED Control Register (26h~49h). Please refer to the detail information in Page 11.

25h PWM Update Register

The data sent to the PWM Registers and the LED Control Registers will be stored in temporary registers. A write operation of "0000 0000" value to the Update Register is required to update the registers (01h~24h, 26h~49h).

Table 5 26h~49h LED Control Register (OUT1~OUT36)

Bit	D7:D3	D2:D1	D0
Name	-	SL	OUT
Default	00000	00	0

The LED Control Registers store the on or off state of each LED and set the output current.

SL Output Current Setting (I_{OUT})

- 00 I_{MAX}
- 01 I_{MAX}/2
- 10 I_{MAX}/3
- 11 I_{MAX}/4

OUT	I FD	State
001		olaic

- 0 LED off
- 1 LED on

Table 6 4Ah Global Control Register

Bit	D7:D1	D0
Name	-	G_EN
Default	0000000	0

The Global Control Register set all channels enable.

G_EN Global LED Enable


- 0 Normal operation
- 1 Shutdown all LEDs

4Fh Reset Register

Once user writes "0000 0000" data to the Reset Register, IS31FL3236 will reset all registers to default value. On initial power-up, the IS31FL3236 registers are reset to their default values for a blank display.



FUNCTIONAL BLOCK DIAGRAM



TYPICAL APPLICATION

PWM CONTROL

The PWM Registers (01h~24h) can modulate LED brightness of 36 channels with 256 steps. For example, if the data in PWM Register is "0000 0100", then the PWM is the fourth step.

Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect.

R_{EXT}

The maximum output current of OUT1~OUT36 can be adjusted by the external resistor, R_{EXT} , as described in Formula (2).

$$I_{MAX} = x \cdot \frac{V_{EXT}}{R_{EXT}}$$
(2)

x = 58.5, $V_{OUT} = 0.8V$, $V_{EXT} = 1.3V$.

The recommended minimum value of R_{EXT} is $2k\Omega$.

CURRENT SETTING

The current of each LED can be set independently by the SL bit of LED Control Register (26h~49h). The maximum global current is set by the external register $R_{\text{EXT}}.$

When channels drive different quantity of LEDs, adjust maximum output current according to quantity of LEDs to ensure average current of each LED is the same.

For example, set $R_{EXT} = 3.3 k\Omega$ then $I_{MAX} = 23 mA$. If OUT1 drives two LEDs and OUT2 drives four LEDs, set the SL bit of LED Control Register (26h) to "01" and SL bit of LED Control Register (27h) to "00". So the current of OUT1 is $I_{OUT1} = I_{MAX}/2 = 11.5 mA$ and the current of OUT2 is $I_{OUT2} = I_{MAX} = 23 mA$. The average current of each LED is the same.


GAMMA CORRECTION

In order to perform a better visual LED breathing effect we recommend using a gamma corrected PWM value to set the LED intensity. This results in a reduced number of steps for the LED intensity setting, but causes the change in intensity to appear more linear to the human eye.

Gamma correction, also known as gamma compression or encoding, is used to encode linear luminance to match the non-linear characteristics of display. Since the IS31FL3236 can modulate the brightness of the LEDs with 256 steps, a gamma correction function can be applied when computing each subsequent LED intensity setting such that the changes in brightness matches the human eye's brightness curve.

Lumissil Microsystems – www.lumissil.com Rev. G, 02/11/2018

Table 7 52 Gamma Oteps With 2501 Will Oteps							
C(0)	C(1)	C(2)	C(3)	C(4)	C(5)	C(6)	C(7)
0	1	2	4	6	10	13	18
C(8)	C(9)	C(10)	C(11)	C(12)	C(13)	C(14)	C(15)
22	28	33	39	46	53	61	69
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
78	86	96	106	116	126	138	149
C(24)	C(25)	C(26)	C(27)	C(28)	C(29)	C(30)	C(31)
161	173	186	199	212	226	240	255




Choosing more gamma steps provides for a more continuous looking breathing effect. This is useful for very long breathing cycles. The recommended configuration is defined by the breath cycle T. When T=1s, choose 32 gamma steps, when T=2s, choose 64 gamma steps. The user must decide the final number of gamma steps not only by the LED itself, but also based on the visual performance of the finished product.

Table 864 Gamma Steps With 256 PWM Steps

Tuble		•	iu olep	• • • • • • •			
C(0)	C(1)	C(2)	C(3)	C(4)	C(5)	C(6)	C(7)
0	1	2	3	4	5	6	7
C(8)	C(9)	C(10)	C(11)	C(12)	C(13)	C(14)	C(15)
8	10	12	14	16	18	20	22
C(16)	C(17)	C(18)	C(19)	C(20)	C(21)	C(22)	C(23)
24	26	29	32	35	38	41	44
C(24)	C(25)	C(26)	C(27)	C(28)	C(29)	C(30)	C(31)
47	50	53	57	61	65	69	73
C(32)	C(33)	C(34)	C(35)	C(36)	C(37)	C(38)	C(39)
77	81	85	89	94	99	104	109
C(40)	C(41)	C(42)	C(43)	C(44)	C(45)	C(46)	C(47)
114	119	124	129	134	140	146	152
C(48)	C(49)	C(50)	C(51)	C(52)	C(53)	C(54)	C(55)
158	164	170	176	182	188	195	202
C(56)	C(57)	C(58)	C(59)	C(60)	C(61)	C(62)	C(63)
209	216	223	230	237	244	251	255





Note, the data of 32 gamma steps is the standard value and the data of 64 gamma steps is the recommended value.

SHUTDOWN MODE

Shutdown mode can be used as a means of reducing power consumption. During shutdown mode all registers retain their data.

SOFTWARE SHUTDOWN

By setting SSD bit of the Shutdown Register (00h) to "0", the IS31FL3236 will operate in software shutdown mode. When the IS31FL3236 is in software shutdown mode, all current sources are switched off.

HARDWARE SHUTDOWN

The chip enters hardware shutdown mode when the SDB pin is pulled low.



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 8 Classification Profile




PACKAGE INFORMATION

QFN-44






eTQFP-48



RECOMMENDED LAND PATTERN


QFN-44







eTQFP-48



Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.

3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.



REVISION HISTORY

Revision	Detail Information	Date
А	Initial release	2012.03.07
В	1. Add relevant information about eTQFP package 2. I_{OZ} max. change to 0.2µA	2012.07.16
С	Add ESD value	2014.03.04
D	Update Absolute maximum rating	2014.09.10
E	1. Add package Rja data 2. Add land pattern and revision history	2015.12.09
F	Update TQFP48 POD	2016.09.29
G	1. Add tape reel packing for eTQFP-48 package 2. Revise V_{IL} , V_{IH} test condition to V_{CC} = 2.7V~5.5V	2018.02.11