
Selection Guide

Minimum CMR		Input		8-Pin DIP (300 Mil)		Small-Outline	SO-8 (400 Mil)	Widebody Hermetic		
dV/dt (V/μs)	V _{CM} (V)	On- Current (mA)	Output Enable	Single Channel Package	Dual Channel Package	Single Channel Package	Dual Channel Package	Single Channel Package	Single and Dual Channel Packages	
NA	NA	5	YES	6N137 ^[1]		HCPL-0600 ^[1]		HCNW137 ^[1]		
			NO		HCPL-2630 ^[1]		HCPL-0630 ^[1]			
5,000	50		YES	HCPL-2601 ^[1]		HCPL-0601 ^[1]		HCNW2601 ^[1]		
			NO		HCPL-2631 ^[1]		HCPL-0631 ^[1]			
10,000	1,000		YES	HCPL-2611 ^[1]		HCPL-0611 ^[1]		HCNW2611 ^[1]		
			NO		HCPL-4661 ^[1]		HCPL-0661 ^[1]			
1,000	50		YES	HCPL-2602 ^[1]						
3,500	300		YES	HCPL-2612 ^[1]						
1,000	50	3	YES	HCPL-261A		HCPL-061A				
			NO		HCPL-263A		HCPL-063A			
1,000[2]	1,000		YES	HCPL-261N		HCPL-061N				
			NO		HCPL-263N		HCPL-063N			
1,000	50	12.5	[3]						HCPL-193x ^[1] HCPL-56xx ^[1] HCPL-66xx ^[1]	


Notes:

- 1. Technical data are on separate Avago publications.
- 2. 15 kV/ μ s with V_{CM} = 1 kV can be achieved using Avago application circuit. 3. Enable is available for single channel products only, except for HCPL-193x devices.

Schematic



USE OF A 0.1 μF BYPASS CAPACITOR CONNECTED BETWEEN PINS 5 AND 8 IS RECOMMENDED (SEE NOTE 16).



Ordering Information

HCPL-xxxx is UL Recognized with 3750 V_{rms} for 1 minute per UL1577.

	Ор	tion					UL 5000		
Part number	RoHS Compliant	Non RoHS Compliant	Package	Surface Mount	Gull Wing	Tape & Reel	Vrms/1 Minute rating	IEC/EN/DIN EN 60747-5-5	Quantity
	-000E	No option							50 per tube
•	-300E	#300		X	Χ				50 per tube
-	-500E	#500		X	Χ	Χ			1000 per reel
11601 2644	-020E	#020	300mil				Х		50 per tube
HCPL-261A	-320E	-320	DIP-8	X	Χ		Х		50 per tube
-	-520E	-520		X	Χ	Χ	Х		1000 per reel
-	-060E	#060						Х	50 per tube
	-560E	#560		X	Χ	Χ		Х	1000 per reel
	-000E	No option							50 per tube
	-300E	#300		X	Х				50 per tube
	-500E	#500		X	Χ	Χ			1000 per reel
	-020E	#020	300mil				Χ		50 per tube
HCPL-	-320E	#320		X	Χ		Χ		50 per tube
261N	-520E	-520	DIP-8	X	Χ	Χ	Χ		1000 per reel
-	-060E	#060						Х	50 per tube
	-360E	#360		X	Χ			Х	50 per tube
	-560E	-		X	Χ	Χ		Х	1000 per reel
	-000E	No option							50 per tube
	-300E	#300		X	Χ				50 per tube
LICDI 262A	-500E	#500	300mil	X	Χ	Χ			1000 per reel
HCPL-263A	-020E	#020	DIP-8				Х		50 per tube
-	-320E	#320		X	Χ		Х		50 per tube
-	-520E	-520		X	Χ	Χ	Х		1000 per reel
	-000E	No option							50 per tube
-	-300E	#300		X	Χ				50 per tube
HCPL-	-500E	#500	300mil	X	Χ	Χ			1000 per reel
263N	-020E	#020	DIP-8				Х		50 per tube
-	-320E	#320		X	Χ		Х		50 per tube
-	-520E	#520		X	Χ	Χ	Х		1000 per reel
	-000E	No option		Х					100 per tube
HCPL-061A	-500E	#500	-	X		Χ			1500 per reel
HCPL- 061N		#060	SO-8	X				Χ	100 per tube
OUTIV	-560E	#560		X		Χ		Χ	1500 per reel
HCPL-063A	-000E	No option		Χ					100 per tube
HCPL- 063N	-500E	#500	SO-8	Х		Х			1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry. Combination of Option 020 and Option 060 is not available.

Example 1:

HCPL-261A-560E to order product of 300mil DIP Gull Wing Surface Mount package in Tape and Reel packaging with IEC/EN/DIN EN 60747-5-5 Safety Approval in RoHS compliant.

Example 2:

HCPL-263N to order product of 300mil DIP package in tube packaging and non RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information. Remarks: The notation '#XXX' is used for existing products, while (new) products launched since 15th July 2001 and RoHS compliant option will use '-XXXE'.

HCPL-261A/261N/263A/263N Outline Drawing

Pin Location (for reference only)




Figure 1. 8-Pin dual in-line package device outline drawing.






Figure 2. Gull wing surface mount option #300.

HCPL-061A/061N/063A/063N Outline Drawing






* TOTAL PACKAGE LENGTH (INCLUSIVE OF MOLD FLASH) $5.207 \pm 0.254 \; (0.205 \pm 0.010)$

DIMENSIONS IN MILLIMETERS (INCHES). LEAD COPLANARITY = 0.10 mm (0.004 INCHES) MAX.

Figure 3. 8-Pin Small Outline Package Device Drawing.



NOTE: FLOATING LEAD PROTRUSION IS 0.15 mm (6 mils) MAX.

Solder Reflow Profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

Regulatory Information

The HCPL-261A and HCPL-261N families have been approved by the following organizations:

UL

Recognized under UL 1577, Component Recognition Program, File E55361.

CSA

Approved under CSA Component Acceptance Notice #5, File CA 88324.

IEC/EN/DIN EN 60747-5-5

Insulation and Safety Related Specifications

Parameter	Sumbal	8-Pin DIP (300 Mil) Value	SO-8 Value	Units	Conditions
Minimum External Air Gap (External Clearance)	Symbol L(101)	7.1	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (External Creepage)	L(102)	7.4	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	0.08	mm	Through insulation distance, conductor to conductor, usually the direct distance between the photoemitter and photodetector inside the optocoupler cavity.
Tracking Resistance (Comparative Tracking Index)	CTI	200	200	Volts	DIN IEC 112/ VDE 0303 Part 1
Isolation Group		Illa	Illa		Material Group (DIN VDE 0110, 1/89, Table 1)

Option 300 – surface mount classification is Class A in accordance with CECC 00802.

IEC/EN/DIN EN 60747-5-5 Insulation Characteristics*

Description	Symbol	PDIP Option 060	SO-8 Option 060	Unit
Installation classification per DIN VDE 0110, Table 1				
for rated mains voltage $\leq 150 V_{rms}$		I – IV	I – IV	
for rated mains voltage $\leq 300 V_{rms}$		I – IV	I – IV	
for rated mains voltage ≤ 600 V _{rms}		I – III	I – III	
Climatic Classification		40/85/21	40/85/21	
Pollution Degree (DIN VDE 0110/39)		2	2	
Maximum Working Insulation Voltage	V_{IORM}	630	567	V_{peak}
Input to Output Test Voltage, Method b* $V_{IORM} \times 1.875 = V_{PR'} \times 100\%$ Production Test with $t_m = 1$ sec, Partial discharge < 5 pC	V_{PR}	1181	1063	V_{peak}
Input to Output Test Voltage, Method a* $V_{IORM} \times 1.6 = V_{PR'}$ Type and Sample Test, $t_m = 10$ sec, Partial discharge < 5 pC	V_{PR}	1008	907	V_{peak}
Highest Allowable Overvoltage (Transient Overvoltage t _{ini} = 60 sec)	V _{IOTM}	6000	6000	V_{peak}
Safety-limiting values – maximum values allowed in the ever	nt of a failure			
Case Temperature	T_s	175	150	°C
Input Current	I _{S, INPUT}	230	150	mA
Output Power	P _{s, output}	600	600	mW
Insulation Resistance at T _{s'} V _{IO} = 500 V	R _s	≥10 ⁹	≥10 ⁹	Ω

^{*} Refer to the front of the optocoupler section of the current catalog, under Product Safety Regulations section IEC/EN/DIN EN 60747-5-5, for a detailed description.

Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units	Note		
Storage Temperature	T _s	-55	125	°C			
Operating Temperature	T _A	-40	+85	°C			
Average Input Current	I _{F(AVG)}		10	mA	1		
Reverse Input Voltage	$V_{_{\mathrm{R}}}$		3	Volts			
Supply Voltage	V _{cc}	-0.5	7	Volts	2		
Enable Input Voltage	V _E	-0.5	5.5	Volts			
Output Collector Current (Each Channel)	I _o		50	mA			
Output Power Dissipation (Each Channel)	P _o		60	mW	3		
Output Voltage (Each channel)	V _o	-0.5	7	Volts			
Lead Solder Temperature (Through Hole Parts Only)	260°C for 10 s, 1.6	mm Below S	eating Plane				
Solder Reflow Temperature Profile (Surface Mount Parts Only)	See Package Outline Drawings section						

Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Input Voltage, Low Level	V_{FL}	-3	0.8	V
Input Current, High Level	I _{FH}	3.0	10	mA
Power Supply Voltage	V _{cc}	4.5	5.5	Volts
High Level Enable Voltage	$V_{_{\rm EH}}$	2.0	V _{cc}	Volts
Low Level Enable Voltage	V_{EL}	0	0.8	Volts
Fan Out (at $R_L = 1 \text{ k}\Omega$)	N		5	TTL Loads
Output Pull-up Resistor	R_L	330	4k	Ω
Operating Temperature	T _A	-40	85	°C

Electrical Specifications

Over recommended operating temperature ($T_{\Delta} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$) unless otherwise specified.

Parameter	Symbol	Min.	Тур.*	Max.	Units	Test Conditions	Fig.	Note
High Level Output Current	I _{OH}		3.1	100	μΑ	$V_{cc} = 5.5 \text{ V}, V_o = 5.5 \text{ V},$ $V_F = 0.8 \text{ V}, V_E = 2.0 \text{ V}$	4	18
Low Level Output Voltage	V _{OL}		0.4	0.6	V	$V_{cc} = 5.5 \text{ V, I}_{OL} = 13 \text{ mA}$ (sinking), $I_{F} = 3.0 \text{ mA}$, $V_{E} = 2.0 \text{ V}$	5, 8	4, 18
High Level Supply	I _{CCH}		7	10	mA	$V_E = 0.5 V^{**}$ $V_{CC} = 5.5 V$		4
Current			9	15		Dual Channel $I_F = 0 \text{ mA}$ Products***		
Low Level Supply	I _{CCL}		8	13	mA	$V_{E} = 0.5 \text{ V}^{**}$ $V_{CC} = 5.5 \text{ V}$		
Current			12	21	_			
High Level Enable Current**	I _{EH}		-0.6	-1.6	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 2.0 \text{ V}$		
Low Level Enable Current**	I _{EL}		-0.9	-1.6	mA	$V_{CC} = 5.5 \text{ V}, V_{E} = 0.5 \text{ V}$		
Input Forward Voltage	$V_{_{\rm F}}$	1.0	1.3	1.6	V	I _F = 4 mA	6	4
Temperature Co- efficient of Forward Voltage	$\Delta V_{_F}/\Delta T_{_A}$		-1.25		mV/°C	$I_F = 4 \text{ mA}$		4
Input Reverse Breakdown Voltage	BV_{R}	3	5		V	$I_R = 100 \mu A$		4
Input Capacitance	C _{IN}		60		pF	$f = 1 \text{ MHz}, V_F = 0 \text{ V}$		

^{*}All typical values at T $_{\!_A}$ = 25°C, V $_{\!_{CC}}$ = 5 V **Single Channel Products only (HCPL-261A/261N/061A/061N)

^{***}Dual Channel Products only (HCPL-263A/263N/063A/063N)

Switching Specifications

Over recommended operating temperature ($T_A = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$) unless otherwise specified.

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions	Fig.	Note
Input Current Threshold High to Low	I _{THL}		1.5	3.0	mA	$V_{cc} = 5.5 \text{ V}, V_{o} = 0.6 \text{ V},$ $I_{o} > 13 \text{ mA (Sinking)}$	7, 10	18
Propagation Delay Time to High Output Level	t _{PLH}		52	100	ns	$I_F = 3.5 \text{ mA}$ $V_{CC} = 5.0 \text{ V},$ $V_E = \text{Open},$	9, 11, 12	4, 9, 18
Propagation Delay Time to Low Output Level	t _{PHL}		53	100	ns	$C_L = 15 \mathrm{pF},$ $R_L = 350 \Omega$	9, 11, 12	4, 10, 18
Pulse Width Distortion	PWD t _{PHL} - t _{PLH}		11	45	ns	_	9, 13	17, 18
Propagation Delay Skew	t _{PSK}			60	ns	_	24	11, 18
Output Rise Time	t _R		42		ns	_	9, 14	4, 18
Output Fall Time	t _F		12		ns	_	9, 14	4, 18
Propagation Delay Time of Enable from V_{EH} to V_{EL}	t _{EHL}		19		ns	$I_F = 3.5 \text{ mA}$ $V_{CC} = 5.0 \text{ V},$ $V_{EL} = 0 \text{ V}, V_{EH} = 3 \text{ V},$	15, 16	12
Propagation Delay Time of Enable from V_{EL} to V_{EH}	t _{elh}		30		ns	$C_L = 15 \text{ pF},$ $R_L = 350 \Omega$	15, 16	12

^{*}All typical values at $T_A = 25$ °C, $V_{CC} = 5$ V.

Common Mode Transient Immunity Specifications, All values at $T_{\!_A} = 25^{\circ}C$

Parameter	Device	Symbol	Min.	Тур.	Max.	Units	Test Co	nditions	Fig.	Note
Output High Level Common Mode Transient Immunity	HCPL-261A HCPL-061A HCPL-263A HCPL-063A	CM _H	1	5		kV/μs	$V_{CM} = 50 \text{ V}$	$V_{CC} = 5.0 \text{ V},$ $R_{L} = 350 \Omega,$ $I_{F} = 0 \text{ mA},$ $T_{A} = 25^{\circ}\text{C}$	17	4, 13, 15, 18
immunity	HCPL-261N HCPL-061N	-	1	5		kV/μs	V _{CM} = 1000 V	$V_{O(MIN)} = 2 V$		
	HCPL-263N HCPL-063N		15	25		kV/μs	-	Using Avago App Circuit	20	4, 13, 15
Output Low Level Common Mode Transient Immunity	HCPL-261A HCPL-061A HCPL-263A HCPL-063A	CM _L	1	5		kV/μs	$V_{CM} = 50 \text{ V}$	$V_{CC} = 5.0 \text{ V},$ $R_L = 350 \Omega,$ $I_F = 3.5 \text{ mA},$ $V_{O(MAX)} = 0.8 \text{ V}$	17	4, 14, 15, 18
	HCPL-261N HCPL-061N	-	1	5		kV/μs	V _{CM} = 1000 V	T _A = 25°C		
	HCPL-263N HCPL-063N		15	25		kV/μs	•	Using Avago App Circuit	20	4, 14, 15

Package Characteristics

All Typicals at $T_{\Delta} = 25^{\circ}C$

Parameter	Sym.	Package*	Min.	Тур.	Max.	Units	Test Conditions	Fig.	Note
Input-Output Momentary With-	V _{ISO}		3750			V rms	RH ≤ 50%, t = 1 min.,		5, 6
stand Voltage**		OPT 020†	5000				$T_A = 25^{\circ}C$		5, 7
Input-Output Resistance	R _{I-O}			1012		Ω	V _{I-O} = 500 Vdc		4, 8
Input-Output Capacitance	C _{I-O}			0.6		pF	f = 1 MHz, $T_A = 25^{\circ}\text{C}$		4, 8
Input-Input Insulation Leakage Current	I _{I-I}	Dual Channel		0.005		μΑ	RH \leq 45%, t = 5 s, $V_{I-I} = 500 \text{ V}$		19
Resistance (Input-Input)	$R_{_{I-I}}$	Dual Channel		1011		Ω	-		19
Capacitance	C _{I-I}	Dual 8-pin DIP		0.03		рF	f = 1 MHz		19
(Input-Input)		Dual SO-8	_	0.25					

^{*}Ratings apply to all devices except otherwise noted in the Package column.

Notes:

- 1. Peaking circuits may be used which produce transient input currents up to 30 mA, 50 ns maximum pulse width, provided the average current does not exceed 10 mA.
- 2. 1 minute maximum.
- 3. Derate linearly above 80 °C free-air temperature at a rate of 2.7 mW/°C for the SOIC-8 package.
- 4. Each channel.
- 5. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 6. In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 4500 V_{RMS} for 1 second (leakage detection current limit, I_{1-O} ≤ 5 μA). This test is performed before the 100% production test for partial discharge (method b) shown in the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table, if applicable.
- In accordance with UL1577, each optocoupler is proof tested by applying an insulation test voltage ≥ 6000 V_{RMS} for 1 second (leakage detection current limit, I_{LO} ≤ 5 μA).
- 8. Measured between the LED anode and cathode shorted together and pins 5 through 8 shorted together.
- 9. The $t_{_{PLH}}$ propagation delay is measured from the 1.75 mA point on the falling edge of the input pulse to the 1.5 V point on the rising edge of the output pulse.
- 10. The t_{PHL} propagation delay is measured from the 1.75 mA point on the rising edge of the input pulse to the 1.5 V point on the falling edge of the output pulse.
- 11. Propagation delay skew (t_{PSK}) is equal to the worst case difference in t_{PLH} and/or t_{PHL} that will be seen between any two units under the same test conditions and operating temperature.
- 12. Single channel products only (HCPL-261A/261N/061A/061N).
- 13. Common mode transient immunity in a Logic High level is the maximum tolerable $|dV_{CM}/dt|$ of the common mode pulse, $V_{CM'}$ to assure that the output will remain in a Logic High state (i.e., $V_{o} > 2.0 \text{ V}$).
- 14. Common mode transient immunity in a Logic Low level is the maximum tolerable $|dV_{CM}/dt|$ of the common mode pulse, $V_{CM'}$ to assure that the output will remain in a Logic Low state (i.e., $V_O < 0.8 \, V$).
- 15. For sinusoidal voltages $(|dV_{_{CM}}/dt|)max = \pi f_{_{CM}}V_{_{CM(P-P)}}.$
- 16. Bypassing of the power supply line is required with a 0.1 μF ceramic disc capacitor adjacent to each optocoupler as shown in Figure 19. Total lead length between both ends of the capacitor and the isolator pins should not exceed 10 mm.
- 17. Pulse Width Distortion (PWD) is defined as the difference between $t_{_{PLH}}$ and $t_{_{PHL}}$ for any given device.
- 18. No external pull up is required for a high logic state on the enable input of a single channel product. If the V_E pin is not used, tying V_E to V_{CC} will result in improved CMR performance.
- 19. Measured between pins 1 and 2 shorted together, and pins 3 and 4 shorted together. For dual channel parts only.

^{**}The Input-Output Momentary Withstand Voltage is a dielectric voltage rating that should not be interpreted as an input-output continuous voltage rating. For the continuous voltage rating refer to the IEC/EN/DIN EN 60747-5-5 Insulation Characteristics Table (if applicable), your equipment level safety specification or Avago Application Note 1074 entitled "Optocoupler Input-Output Endurance Voltage." †For 8-pin DIP package devices (HCPL-261A/261N/263A/263N) only.




Figure 4. Typical high level output current vs. temperature.




Figure 5. Low level output current vs. temperature.




Figure 6. Typical diode input forward current characteristic.




Figure 7. Typical output voltage vs. forward input current.




Figure 8. Typical low level output voltage vs. temperature.




Figure 9. Test circuit for t_{PHL} and t_{PLH} .




Figure 10. Typical input threshold current vs. temperature.




Figure 11. Typical propagation delay vs. temperature.




Figure 12. Typical propagation delay vs. pulse input current.




Figure 13. Typical pulse width distortion vs. temperature.






Figure 14. Typical rise and fall time vs. temperature.



 $^{\text{E}}$ 120 $^{\text{V}}$ $^{\text{CC}}$ = 5 V $^{\text{V}}$ $^{\text{CE}}$ $^{\text{H}}$ 3 V $^{\text{V}}$ $^{\text{E}}$ $^{\text{E}}$

Figure 15. Test circuit for $\mathbf{t}_{\text{\tiny EHL}}$ and $\mathbf{t}_{\text{\tiny ELH}}.$

Figure 16. Typical enable propagation delay vs. temperature. HCPL-261A/-261N/-061A/-061N Only.







Figure 17. Test circuit for common mode transient immunity and typical waveforms.

Figure 18. Thermal derating curve, dependence of safety limiting value with case temperature per IEC/EN/DIN EN 60747-5-5.

SINGLE CHANNEL PRODUCTS



DUAL CHANNEL PRODUCTS





Figure 19. Recommended printed circuit board layout.



^{*} HIGHER CMR MAY BE OBTAINABLE BY CONNECTING PINS 1, 4 TO INPUT GROUND (GND1).

Figure 20. Recommended drive circuit for HCPL-261A/-261N families for high-CMR (similar for HCPL-263A/-263N).

Application Information

Common-Mode Rejection for HCPL-261A/HCPL-261N Families:

Figure 20 shows the recommended drive circuit for the HCPL-261N/-261A for optimal common-mode rejection performance. Two main points to note are:

- The enable pin is tied to V_{CC} rather than floating (this applies to single-channel parts only).
- 2. Two LED-current setting resistors are used instead of one. This is to balance I_{LED} variation during common-mode transients.

If the enable pin is left floating, it is possible for common-mode transients to couple to the enable pin, resulting in common-mode failure. This failure mechanism only occurs when the LED is on and the output is in the Low State. It is identified as occurring when the transient output voltage rises above 0.8 V. Therefore, the enable pin should be connected to either V_{CC} or logic-level high for best common-mode performance with the output low (CMR,). This failure mechanism is only present in single-channel parts (HCPL-261N, -261A, -061N, -061A) which have the enable function.

Also, common-mode transients can capacitively couple from the LED anode (or cathode) to the output-side ground causing current to be shunted away from the LED (which can be bad if the LED is on) or conversely cause current to be injected into the LED (bad if the LED is meant to be off). Figure 21 shows the parasitic capacitances which exists between LED anode/cathode and output ground (C_{LA} and C_{LC}). Also shown in Figure 21 on the input side is an AC-equivalent circuit.

^{*}Higher CMR may be obtainable by connecting pins 1, 4 to input ground (Gnd1).

Table 1 indicates the directions of I_{LP} and I_{LN} flow depending on the direction of the common-mode transient.

For transients occurring when the LED is on, common-mode rejection (CMR_L, since the output is in the "low" state) depends upon the amount of LED current drive (I_F). For conditions where I_F is close to the switching threshold (I_{TH}), CMR_L also depends on the extent which I_{LP} and I_{LN} balance each other. In other words, any condition where common-mode transients cause a momentary decrease in I_F (i.e. when dV_{CM}/dt>0 and |I_{FP}| > |I_{FN}|, referring to Table 1) will cause common-mode failure for transients which are fast enough.

Likewise for common-mode transients which occur when the LED is off (i.e. CMR_H , since the output is "high"), if an imbalance between I_{LP} and I_{LN} results in a transient I_F equal to or greater than the switching threshold of the optocoupler, the transient "signal" may cause the output to spike below 2 V (which constitutes a CMR_H failure).

By using the recommended circuit in Figure 20, good CMR can be achieved. (In the case of the -261N families, a minimum CMR of 15 kV/ μ s is guaranteed using this circuit.) The balanced I_{LED}-setting resistors help equalize I_{LP} and I_{LN} to reduce the amount by which I_{LED} is modulated from transient coupling through C_{LA} and C_{LC}.

CMR with Other Drive Circuits

CMR performance with drive circuits other than that shown in Figure 20 may be enhanced by following these guidelines:

- Use of drive circuits where current is shunted from the LED in the LED "off" state (as shown in Figures 22 and 23). This is beneficial for good CMR_H.
- 2. Use of $I_{FH} > 3.5$ mA. This is good for high CMR,

Using any one of the drive circuits in Figures 22-24 with $I_F = 10$ mA will result in a typical CMR of 8 kV/ μ s for the HCPL-261N family, as long as the PC board layout practices are followed. Figure 22 shows a circuit which can be used with any totem-pole-output TTL/LSTTL/HCMOS logic gate. The buffer PNP transistor allows the circuit to be used with logic devices which have low current-sinking capability. It also helps maintain the driving-gate power-supply current at a constant level to minimize ground shifting for other devices connected to the input-supply ground.

When using an open-collector TTL or open-drain CMOS logic gate, the circuit in Figure 23 may be used. When using a CMOS gate to drive the optocoupler, the circuit shown in Figure 24 may be used. The diode in parallel with the $R_{\rm LED}$ speeds the turn-off of the optocoupler LED.




Figure 21. AC equivalent circuit for HCPL-261X.





Figure 22. TTL interface circuit for the HCPL-261A/-261N families.






Figure 23. TTL open-collector/open drain gate drive circuit for HCPL-261A/-261N families.

Figure 24. CMOS gate drive circuit for HCPL-261A/-261N families.

Table 1. Effects of Common Mode Pulse Direction on Transient I

If dV _{cM} /dt Is:	then I _{LP} Flows:	and I _{LN} Flows:	If I _{LP} < I _{LN} , LED I _F Current Is Momentarily:	If I _{LP} > I _{LN} , LED I _F Current Is Momentarily:
positive (>0)	away from LED anode through C_{LA}	away from LED cathode through C _{LC}	increased	decreased
negative (<0)	toward LED anode through C _{LA}	toward LED cathode through C _{LC}	decreased	increased

Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high $(t_{\rm pLH})$ is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high. Similarly, the propagation delay from high to low $(t_{\rm PHL})$ is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 9).

Pulse-width distortion (PWD) results when t_{PLH} and t_{PHL} differ in value. PWD is defined as the difference between t_{PLH} and t_{PHL} and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable; the exact figure depends on the particular application (RS232, RS422, T-1, etc.).

Propagation delay skew, t_{PSK}, is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern. If the parallel data is being sent through a group of opto-

couplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delay is large enough it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either $t_{\rm PLH}$ or $t_{\rm PHL}$, for any given group of optocouplers which are operating under the same conditions (i.e., the same drive current, supply voltage, output load, and operating temperature). As illustrated in Figure 25, if the inputs of a group of optocouplers are switched either ON or OFF at the same time, $t_{\rm PSK}$ is the difference between the shortest propagation delay, either $t_{\rm PLH}$ or $t_{\rm PHL}$, and the longest propagation delay, either $t_{\rm PLH}$ or $t_{\rm PHL}$.

As mentioned earlier, t_{PSK} can determine the maximum parallel data transmission rate. Figure 26 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers.

The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 26 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start

to change before the clock signal has arrived. From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice $t_{\rm PSK}$. A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The t_{PSK} specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulsewidth distortion, and propagation delay skew over the recommended temperature, input current, and power supply ranges.




Figure 25. Illustration of propagation delay skew – tps://




Figure 26. Parallel data transmission example.

For product information and a complete list of distributors, please go to our website: **www.avagotech.com**

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2013 Avago Technologies. All rights reserved. Obsoletes AV01-0561EN AV02-0391EN - April 30, 2013

