

Figure 1. Block Diagram

## **Pin Descriptions**

Pin Name	I/O	Description
/CS	Input	Chip Select: This active low input activates the device. When high, the device enters low-power standby mode, ignores other inputs, and all outputs are tri-stated. When low, the device internally activates the SCK signal. A falling edge on /CS must occur prior to every op-code.
SCK	Input	Serial Clock: All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Since the device is static, the clock frequency may be any value between 0 and 14 MHz and may be interrupted at any time.
/HOLD	Input	Hold: The /HOLD pin is used when the host CPU must interrupt a memory operation for another task. When /HOLD is low, the current operation is suspended. The device ignores any transition on SCK or /CS. All transitions on /HOLD must occur while SCK is low.
/WP	Input	Write Protect: This active low pin prevents write operations to the memory array or the status register. A complete explanation of write protection is provided below.
SI	Input	Serial Input: All data is input to the device on this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet IDD specifications.  * SI may be connected to SO for a single pin data interface.
SO	Output	Serial Output: This is the data output pin. It is driven during a read and remains tristated at all other times including when /HOLD is low. Data transitions are driven on the falling edge of the serial clock.  * SO may be connected to SI for a single pin data interface.
VDD	Supply	Power Supply (2.7V to 3.6V)
VSS	Supply	Ground

Rev. 3.4 Feb. 2011 RAMTRON FM25L04

## **Overview**

The FM25L04 is a serial FRAM memory. The memory array is logically organized as 512 x 8 and is accessed using an industry standard Serial Peripheral Interface or SPI bus. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM25L04 and a serial EEPROM with the same pinout is the FRAM's superior write performance and power consumption.

## **Memory Architecture**

When accessing the FM25L04, the user addresses 512 locations of 8 data bits each. These data bits are shifted serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an op-code, and an address. The upper address bit is included in the op-code. The complete address of 9-bits specifies each byte address uniquely.

Most functions of the FM25L04 either are controlled by the SPI interface or are handled automatically by on-board circuitry. The access time for memory operation is essentially zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. So, by the time a new bus transaction can be shifted into the device, a write operation will be complete. This is explained in more detail in the interface section.

Users expect several obvious system benefits from the FM25L04 due to its fast write cycle and high endurance as compared with EEPROM. In addition there are less obvious benefits as well. For example in a high noise environment, the fast-write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast, an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle.

Note that the FM25L04 contains no power management circuits other than a simple internal power-on reset. It is the user's responsibility to ensure that  $V_{DD}$  is within datasheet tolerances to prevent incorrect operation. It is recommended that the part is not powered down with chip enable active.

### Serial Peripheral Interface – SPI Bus

The FM25L04 employs a Serial Peripheral Interface (SPI) bus. It is specified to operate at speeds up to 14 MHz. This high-speed serial bus provides high

performance serial communication to a host microcontroller. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the port using ordinary port pins for microcontrollers that do not. The FM25L04 operates in SPI Mode 0 and 3.

The SPI interface uses a total of four pins: clock, data-in, data-out, and chip select. A typical system configuration uses one or more FM25L04 devices with a microcontroller that has a dedicated SPI port, as Figure 2 illustrates. Note that the clock, data-in, and data-out pins are common among all devices. The Chip Select and Hold pins must be driven separately for each FM25L04 device.


For a microcontroller that has no dedicated SPI bus, a general purpose port may be used. To reduce hardware resources on the controller, it is possible to connect the two data pins (SI, SO) together and tie off (high) the /HOLD pin. Figure 3 shows a configuration that uses only three pins.

#### **Protocol Overview**

The SPI interface is a synchronous serial interface using clock and data pins. It is intended to support multiple devices on the bus. Each device is activated using a chip select. Once chip select is activated by the bus master, the FM25L04 will begin monitoring the clock and data lines. The relationship between the falling edge of /CS, the clock and data is dictated by the SPI mode. The device will make a determination of the SPI mode on the falling edge of each chip select. While there are four such modes, the FM25L04 supports Modes 0 and 3. Figure 4 shows the required signal relationships for Modes 0 and 3. For both modes, data is clocked into the FM25L04 on the rising edge of SCK and data is expected on the first rising edge after /CS goes active. If the clock begins from a high state, it will fall prior to beginning data transfer in order to create the first rising edge.

The SPI protocol is controlled by op-codes. These op-codes specify the commands to the device. After /CS is activated the first byte transferred from the bus master is the op-code. Following the op-code, any addresses and data are then transferred. Note that the WREN and WRDI op-codes are commands with no subsequent data transfer.

Important: The /CS must go inactive (high) after an operation is complete and before a new op-code can be issued. There is one valid op-code only per active chip select.



MOSI : Master Out Slave In MISO : Master In Slave Out

SS: Slave Select

MSB

Figure 2. System Configuration with SPI port





Figure 3. System Configuration without SPI port



SPI Mode 3: CPOL=1, CPHA=1




Figure 4. SPI Modes 0 & 3

Rev. 3.4 Feb. 2011 LSB

#### **Data Transfer**

All data transfers to and from the FM25L04 occur in 8-bit groups. They are synchronized to the clock signal (SCK), and they transfer most significant bit (MSB) first. Serial inputs are registered on the rising edge of SCK. Outputs are driven from the falling edge of SCK.

#### **Command Structure**

There are six commands called op-codes that can be issued by the bus master to the FM25L04. They are listed in the table below. These op-codes control the functions performed by the memory. They can be divided into three categories. First, there are commands that have no subsequent operations. They perform a single function such as to enable a write operation. Second are commands followed by one byte, either in or out. They operate on the status register. The third group includes commands for memory transactions followed by address and one or more bytes of data.

**Table 1. Op-code Commands** 

Name	Description	Op-code		
WREN	Set Write Enable Latch	0000 0110b		
WRDI	Write Disable	0000 0100b		
RDSR	Read Status Register	0000 0101b		
WRSR	Write Status Register	0000 0001b		
READ	Read Memory Data	0000 A011b		
WRITE	Write Memory Data	0000 A010b		

#### **WREN - Set Write Enable Latch**

The FM25L04 will power up with writes disabled. The WREN command must be issued prior to any write operation. Sending the WREN op-code will allow the user to issue subsequent op-codes for write operations. These include writing the status register and writing the memory.

Sending the WREN op-code causes the internal Write Enable Latch to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL=1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no effect. Completing any write operation will automatically clear the write-enable latch and prevent further writes without another WREN command. Figure 5 below illustrates the WREN command bus configuration.

### WRDI - Write Disable

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the status register and verifying that WEL=0. Figure 6 illustrates the WRDI command bus configuration.




Figure 6. WRDI Bus Configuration

#### **RDSR - Read Status Register**

The RDSR command allows the bus master to verify the contents of the Status Register. Reading status provides information about the current state of the write protection features. Following the RDSR opcode, the FM25L04 will return one byte with the contents of the Status Register. The Status Register is described in detail in a later section.

#### WRSR - Write Status Register

The WRSR command allows the user to select certain write protection features by writing a byte to the Status Register. Prior to issuing a WRSR command, the /WP pin must be high or inactive. Prior to sending the WRSR command, the user must send a WREN command to enable writes. Note that executing a WRSR command is a write operation and therefore clears the Write Enable Latch.

FM25L04




Figure 7. RDSR Bus Configuration




Figure 8. WRSR Bus Configuration

# **Status Register & Write Protection**

The write protection features of the FM25L04 are multi-tiered. Taking the /WP pin to a logic low state is the hardware write protect function. All write operations are blocked when /WP is low. To write the memory with /WP high, a WREN op-code must first be issued. Assuming that writes are enabled using WREN and by /WP, writes to memory are controlled by the Status Register. As described above, writes to the status register are performed using the WRSR command and subject to the /WP pin. The Status Register is organized as follows.

Table 2. Status Register

1 abic	Table 2. Status Register									
Bit	7	6	5	4	3	2	1	0		
Name	0	0	0	0	BP1	BP0	WEL	0		

Bits 0 and 7-4 are fixed at 0 and cannot be modified. Note that bit 0 ("Ready" in EEPROMs) is unnecessary as the FRAM writes in real-time and is never busy. The BP1 and BP0 control write protection features. They are nonvolatile (shaded yellow). The WEL flag indicates the state of the

Write Enable Latch. Attempting to directly write the WEL bit in the Status Register has no effect on its state. This bit is internally set and cleared via the WREN and WRDI commands, respectively.

BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in the following table.

**Table 3. Block Memory Write Protection** 

BP1	BP0	Protected Address Range
0	0	None
0	1	180h to 1FFh (upper ¼)
1	0	100h to 1FFh (upper ½)
1	1	000h to 1FFh (all)

The BP1 and BP0 bits allow software to selectively write-protect the array. These settings are only used when the /WP pin is inactive and the WREN command has been issued. The following table summarizes the write protection conditions.

Rev. 3.4 Feb. 2011

Page 6 of 13

Table	4.	Write	Prote	ection

WEL	/WP	<b>Protected Blocks</b>	<b>Unprotected Blocks</b>	Status Register
0	X	Protected	Protected	Protected
1	0	Protected	Protected	Protected
1	1	Protected	Unprotected	Unprotected

## **Memory Operation**

The SPI interface, which is capable of a relatively high clock frequency, highlights the fast write capability of the FRAM technology. Unlike SPI-bus EEPROMs, the FM25L04 can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

### **Write Operation**

All writes to the memory array begin with a WREN op-code. The next op-code is the WRITE instruction. This op-code must include the address MSB. It is followed by a single byte address value. In total, the 9-bits specify the address of the first byte of the write operation. Subsequent bytes are data and they are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is written MSB first. A write operation is shown in Figure 9.

Unlike EEPROMs, any number of bytes can be written sequentially and each byte is written to memory immediately after it is clocked in (after the 8<sup>th</sup> clock). The rising edge of /CS terminates a WRITE op-code operation. Asserting /WP active in

the middle of a write operation will have no effect until the byte being written has completed.

#### **Read Operation**

After the falling edge of /CS, the bus master can issue a READ op-code. This op-code must include the address MSB. It is followed by a single byte address value. In total, the 9-bits specify the address of the first byte of the read operation. After the op-code and address are complete, the SI line is ignored. The bus master issues 8 clocks, with one bit read out for each. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is read MSB first. The rising edge of /CS terminates a READ op-code operation. A read operation is shown in Figure 10.

#### Hold

The /HOLD pin can be used to interrupt a serial operation without aborting it. If the bus master pulls the /HOLD pin low while SCK is low, the current operation will pause. Taking the /HOLD pin high while SCK is low will resume an operation. The transitions of /HOLD must occur while SCK is low, but the SCK and /CS pins can toggle during a hold state




Figure 9. Memory Write




Figure 10. Memory Read

Rev. 3.4 Feb. 2011

Page 7 of 13

## **Electrical Specifications**

**Absolute Maximum Ratings** 

Symbol	Description	Ratings
$V_{\mathrm{DD}}$	Power Supply Voltage with respect to V <sub>SS</sub>	-1.0V to +5.0V
$V_{IN}$	$V_{IN}$ Voltage on any pin with respect to $V_{SS}$	
		and $V_{IN} < V_{DD} + 1.0V$
$T_{STG}$	Storage Temperature	-55°C to + 125°C
$T_{LEAD}$	Lead Temperature (Soldering, 10 seconds)	300° C
$V_{ESD}$	Electrostatic Discharge Voltage	
	- Human Body Model (JEDEC Std JESD22-A114-B)	4kV
	- Charged Device Model (JEDEC Std JESD22-C101-A)	1kV
	- Machine Model (JEDEC Std JESD22-A115-A)	400V
	Package Moisture Sensitivity Level	MSL-1

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

**DC Operating Conditions** ( $T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$ ,  $V_{DD} = 2.7 \text{ V to} 3.6 \text{ V}$  unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
$V_{\mathrm{DD}}$	Power Supply Voltage	2.7	3.3	3.6	V	
$I_{DD}$	VDD Supply Current					1
	@ SCK = 1.0 MHz		7 3	0.17	mA	
	@ SCK = 14.0 MHz		-	3.0	mA	
$I_{SB}$	Standby Current		-	1)	μΑ	2
$I_{LI}$	Input Leakage Current	7		±1	μΑ	3
$I_{LO}$	Output Leakage Current			±1	μA	3
$V_{IH}$	Input High Voltage	$0.7~\mathrm{V_{DD}}$		$V_{\rm DD} + 0.5$	V	
$ m V_{IL}$	Input Low Voltage	-0.3		$0.3~\mathrm{V_{DD}}$	V	
$V_{OH}$	Output High Voltage	$V_{\rm DD} - 0.8$			V	
	$@I_{OH} = -2 \text{ mA}$					
$V_{ m OL}$	Output Low Voltage			0.4	V	
	$@I_{OL} = 2 \text{ mA}$					
$V_{HYS}$	Input Hysteresis (/CS and SCK only)	$0.05~\mathrm{V_{DD}}$	0.		V	4

### **Notes**

- SCK toggling between  $V_{DD}\text{--}0.3V$  and  $V_{SS}$ , other inputs  $V_{SS}$  or  $V_{DD}\text{--}0.3V$ . SCK = SI = /CS=V\_DD. All inputs  $V_{SS}$  or  $V_{DD}$ .
- $V_{SS} \le V_{IN} \le V_{DD}$  and  $V_{SS} \le V_{OUT} \le V_{DD}$ .
- This parameter is characterized but not 100% tested.



AC Parameters ( $T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}$ ,  $C_L = 30 \text{pF}$ , unless otherwise specified)

		V <sub>DD</sub> 2.7 to 3.0V		$V_{DD}$ 3.0	to 3.6V		
Symbol	Parameter	Min	Max	Min	Max	Units	Notes
$f_{CK}$	SCK Clock Frequency	0	10	0	14	MHz	
$t_{CH}$	Clock High Time	40		30		ns	1, 2
$t_{\rm CL}$	Clock Low Time	40		30		ns	1
$t_{CSU}$	Chip Select Setup	10		10		ns	
$t_{CSH}$	Chip Select Hold	10		10		ns	
$t_{\mathrm{OD}}$	Output Disable Time		30		25	ns	3
$t_{\mathrm{ODV}}$	Output Data Valid Time		35		30	ns	2
$t_{OH}$	Output Hold Time	0		0		ns	
$t_{\mathrm{D}}$	Deselect Time	100		80		ns	
$t_R$	Data In Rise Time		50		50	ns	4
$t_{\rm F}$	Data In Fall Time		50		50	ns	4
$t_{ m SU}$	Data Setup Time	5		5		ns	
$t_{\mathrm{H}}$	Data Hold Time	5		5		ns	
$t_{ m HS}$	/Hold Setup Time	10		10		ns	
$t_{\rm HH}$	/Hold Hold Time	10		10		ns	
$t_{\rm HZ}$	/Hold Low to Hi-Z		30		25	ns	3
$t_{LZ}$	/Hold High to Data Active		30		25	ns	3

#### **Notes**

- 1.  $t_{CH} + t_{CL} = 1/f_{CK}$ .
- 2. For Clock High Time  $t_{CH} \le 35$  ns, the parameter  $t_{ODV}$  is extended such that  $t_{CH} + t_{ODV} \le 65$  ns.
- 3. This parameter is characterized but not 100% tested.
- 4. Rise and fall times measured between 10% and 90% of waveform.

Power Cycle Timing  $(T_A = -40^{\circ} \text{ C to} + 85^{\circ} \text{ C}, V_{DD} = 2.7 \text{ V to } 3.6 \text{ V})$ 

Symbol	Parameter	Min	Max	Units	Notes
$t_{\mathrm{PD}}$	Last Access (/CS high) to Power Down (V <sub>DD</sub> min)	0	-/	μs	
$t_{ m VR}$	V <sub>DD</sub> Rise Time	50		μs/V	1,2
$t_{VF}$	V <sub>DD</sub> Fall Time	100	9-9	μs/V	1,2

Capacitance ( $T_A = 25^{\circ} \text{ C, f} = 1.0 \text{ MHz, } V_{DD} = 3.3 \text{ V}$ )

Symbol	Parameter	Min	Max	Units	Notes
$C_{O}$	Output Capacitance (SO)	101	8	pF	1
$C_{\rm I}$	Input Capacitance	<u> </u>	6	pF	1

## Notes


- 1. This parameter is characterized but not 100% tested.
- 2. Slope measured at any point on  $V_{DD}$  waveform.

## **AC Test Conditions**


Input Pulse Levels 10% and 90% of  $V_{DD}$ 

 $\begin{array}{ll} \text{Input rise and fall times} & 5 \text{ ns} \\ \text{Input and output timing levels} & 0.5 \text{ V}_{DD} \\ \text{Output Load Capacitance} & 30 \text{ pF} \\ \end{array}$ 


## **Serial Data Bus Timing**



# /Hold Timing



# **Power Cycle Timing**




**Data Retention**  $(V_{DD} = 2.7V \text{ to } 3.6V, +85^{\circ} \text{ C})$ 

Parameter	Min	Max	Units	Notes
Data Retention	45	-	Years	


Rev. 3.4 Feb. 2011

# **Mechanical Drawing**


## 8-pin SOIC (JEDEC Standard MS-012 variation AA)




Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in <u>millimeters</u>.



8-pin TDFN (3.0 mm x 6.4 mm body, 0.65mm pitch)



Note: All dimensions in <u>millimeters</u>. This package is footprint compatible with the 8-pin TSSOP, however care must be taken to ensure PCB traces and vias are not placed within the exposed metal pad area.



# **Revision History**

Revision	Date	Summary
2.0	5/20/05	Pre-Production status.
2.1	6/14/05	Removed t <sub>PU</sub> (powerup to first access) spec.
3.0	6/1/06	Changed to Production status. Added ESD and package MSL ratings.
		Removed I <sub>DD</sub> 100KHz and 5MHz entries.
3.1	12/11/06	Added TDFN packaging option.
3.2	9/25/07	Changed t <sub>ODV</sub> timing parameter spec. Added comment about exposed metal
		pad to TDFN Mechanical Drawing page.
3.3	5/26/2009	Added tape and reel ordering information. Added last time buy notice on –S
		ordering numbers. Added exposed pad dimensions on TDFN drawing.
3.4	2/18/2011	Not recommended for new designs. Alternative: FM25L04B.

