

Contents

| Pinouts |
|--|
| Select Input Decoding for CY23094 |
| Zero Delay and Skew Control4 |
| Absolute Maximum Conditions5 |
| Operating Conditions for CY2305SC-XX and |
| CY2309SC-XX Commercial Temperature Devices5 |
| Electrical Characteristics for CY2305SC-XX and |
| CY2309SC-XX Commercial Temperature Devices5 |
| Switching Characteristics for CY2305SC-1 and |
| CY2309SC-1 Commercial Temperature Devices5 |
| Switching Characteristics for CY2305SC-1H and |
| CY2309SC-1H Commercial Temperature Devices6 |
| Operating Conditions for CY2305SI-XX and |
| CY2309SI-XX Industrial Temperature Devices6 |
| Electrical Characteristics for CY2305SI-XX and |
| CY2309SI-XX Industrial Temperature Devices7 |
| Switching Characteristics for CY2305SI-1 and |
| CY2309SI-1 Industrial Temperature Devices7 |
| Switching Characteristics for CY2305SI-1H and |
| CY2309SI-1H Industrial Temperature Devices8 |
| Switching Waveforms8 |
| |

| Typical Duty Cycle ^[17] and I _{DD} Trends ^[18] | |
|---|----|
| for CY2305-1 and CY2309-1 | 10 |
| Typical Duty Cycle ^[19] and IDD Trends ^[20] | |
| for CY2305-1H and CY2309-1H | 11 |
| Test Circuits | 12 |
| Ordering Information for CY2305 | |
| Ordering Information for CY2309 | 13 |
| Ordering Code Definitions | |
| Package Drawing and Dimensions | |
| Acronyms | |
| Document Conventions | |
| Units of Measure | |
| Errata | |
| Part Numbers Affected | |
| CY2305/CY2309 Errata Summary | |
| CY2305/CY2309 Qualification Status | |
| Document History Page | |
| Sales, Solutions, and Legal Information | |
| Worldwide Sales and Design Support | |
| Products | |
| PSoC® Solutions | |
| Cypress Developer Community | |
| Technical Support | |
| | |



Pinouts

Figure 1. Pin Diagram - CY2305




Table 1. Pin Description for CY2305

| Pin | Signal | Description |
|-----|-----------------------|--|
| 1 | REF ^[1] | Input reference frequency, 5-V tolerant input |
| 2 | CLK2 ^[2] | Buffered clock output |
| 3 | CLK1 ^[2] | Buffered clock output |
| 4 | GND | Ground |
| 5 | CLK3 ^[2] | Buffered clock output |
| 6 | V _{DD} | 3.3-V supply |
| 7 | CLK4 ^[2] | Buffered clock output |
| 8 | CLKOUT ^[2] | Buffered clock output, internal feedback on this pin |

Figure 2. Pin Diagram - CY2309

| REF | 1 2 3 4 5 | 16 15 14 13 12 | CLKOUT CLKA4 CLKA3 V _{DD} GND |
|-------|-----------------------|----------------------------|--|
| | 6 | 11 | CLKB4 |
| CLKB2 | 7 | 10 🗖 | CLKB3 |
| S2 🗆 | 8 | 9 🗆 | S1 |
| | | | |

Table 2. Pin Description for CY2309

| Pin | Signal | Description |
|-----|----------------------|---|
| 1 | REF ^[1] | Input reference frequency, 5-V tolerant input |
| 2 | CLKA1 ^[2] | Buffered clock output, Bank A |
| 3 | CLKA2 ^[2] | Buffered clock output, Bank A |
| 4 | V _{DD} | 3.3-V supply |
| 5 | GND | Ground |
| 6 | CLKB1 ^[2] | Buffered clock output, Bank B |
| 7 | CLKB2 ^[2] | Buffered clock output, Bank B |
| 8 | S2 ^[3] | Select input, bit 2 |
| 9 | S1 ^[3] | Select input, bit 1 |
| 10 | CLKB3 ^[2] | Buffered clock output, Bank B |
| 11 | CLKB4 ^[2] | Buffered clock output, Bank B |
| 12 | GND | Ground |

Notes

Weak pull down.
Weak pull down on all outputs.
Weak pull ups on these inputs.





Table 2. Pin Description for CY2309

| Pin | Signal | Description |
|-----|-----------------------|--|
| 13 | V _{DD} | 3.3-V supply |
| 14 | CLKA3 ^[4] | Buffered clock output, Bank A |
| 15 | CLKA4 ^[4] | Buffered clock output, Bank A |
| 16 | CLKOUT ^[4] | Buffered output, internal feedback on this pin |

Select Input Decoding for CY2309

| S2 | S1 | CLOCK A1-A4 | CLOCK B1–B4 | CLKOUT ^[5] | Output Source | PLL Shutdown |
|----|----|-------------|-------------|-----------------------|---------------|--------------|
| 0 | 0 | Three-state | Three-state | Driven | PLL | N |
| 0 | 1 | Driven | Three-state | Driven | PLL | N |
| 1 | 0 | Driven | Driven | Driven | Reference | Y |
| 1 | 1 | Driven | Driven | Driven | PLL | N |





Zero Delay and Skew Control

All outputs must be uniformly loaded to achieve zero delay between the input and output. Because the CLKOUT pin is the internal feedback to the PLL, its relative loading can adjust the input-output delay. This is shown in the above graph.

For applications requiring zero input-output delay, all outputs, including CLKOUT, must be equally loaded. Even if CLKOUT is not used, it must have a capacitive load, equal to that on other outputs, for obtaining zero input-output delay. If input to output delay adjustments are required, use Figure 3 to calculate loading differences between the CLKOUT pin and other outputs.

For zero output-output skew, be sure to load all outputs equally. For further information, refer to the application note titled "CY2305 and CY2309 as PCI and SDRAM Buffers."

Notes

4. Weak pull down on all outputs

5. This output is driven and has an internal feedback for the PLL. The load on this output can be adjusted to change the skew between the reference and output.



Absolute Maximum Conditions

| Supply voltage to ground potential–0.5 V to +7.0 V |
|---|
| DC input voltage (Except REF)0.5 V to V_{DD} + 0.5 V |
| DC input voltage REF0.5 V to 7 V |
| Storage temperature65°C to +150°C |

| Junction temperature | 150°C |
|---|---------|
| Static discharge voltage (per MIL-STD-883, Method 3015)> 2 | 2,000 V |

Operating Conditions for CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices

| Parameter | Description | Min | Max | Unit |
|-----------------|---|------|-----|------|
| V _{DD} | Supply voltage | 3.0 | 3.6 | V |
| T _A | Operating temperature (ambient temperature) | 0 | 70 | °C |
| CL | Load capacitance, below 100 MHz | _ | 30 | pF |
| CL | Load capacitance, from 100 MHz to 133 MHz | — | 10 | pF |
| C _{IN} | Input capacitance | _ | 7 | pF |
| t _{PU} | Power-up time for all $V_{\text{DD}}\xspace$ to reach minimum specified voltage (power ramps must be monotonic) | 0.05 | 50 | ms |

Electrical Characteristics for CY2305SC-XX and CY2309SC-XX Commercial Temperature Devices

| Parameter | Description | Test Conditions | Min | Max | Unit |
|---------------------------|------------------------------------|--|-----|-------|------|
| V _{IL} | Input LOW voltage ^[6] | | - | 0.8 | V |
| V _{IH} | Input HIGH voltage ^[6] | | 2.0 | - | V |
| IIL | Input LOW current | V _{IN} = 0 V | - | 50.0 | μΑ |
| I _{IH} | Input HIGH current | V _{IN} = V _{DD} | - | 100.0 | μΑ |
| V _{OL} | Output LOW voltage ^[7] | I _{OL} = 8 mA (–1) I _{OH =} 12 mA (–1H) | - | 0.4 | V |
| V _{OH} | Output HIGH voltage ^[7] | $I_{OH} = -8 \text{ mA} (-1)$ $I_{OL} = -12 \text{ mA} (-1H)$ | 2.4 | _ | V |
| I _{DD} (PD mode) | Power-down supply current | REF = 0 MHz | - | 12.0 | μΑ |
| I _{DD} | Supply current | Unloaded outputs at 66.67 MHz, SEL inputs at V_{SS} | - | 32.0 | mA |

Switching Characteristics for CY2305SC-1 and CY2309SC-1 Commercial Temperature Devices

| Parameter ^[10] | Name | Test Conditions | Min | Тур. | Max | Unit |
|---------------------------|--|--|----------|------|---------------|------------|
| t1 | Output frequency | 30-pF load 10-pF load | 10 10 | - | 100 133.33 | MHz MHz |
| t _{DC} | Duty cycle ^[7] = $t_2 \div t_1$ | Measured at 1.4 V, F _{out} = 66.67 MHz | 40.0 | 50.0 | 60.0 | % |
| t3 | Rise time ^[7] | Measured between 0.8 V and 2.0 V | _ | - | 2.50 | ns |
| t ₄ | Fall time ^[7] | Measured between 0.8 V and 2.0 V | _ | - | 2.50 | ns |
| t ₅ | Output-to-output skew ^[7] | All outputs equally loaded | _ | 85 | 250 | ps |
| t _{6A} | Delay, REF rising edge to CLKOUT rising edge ^[7] | Measured at V _{DD} /2 | _ | 0 | ±350 | ps |

Notes

REF input has a threshold voltage of V_{DD}/2.
Parameter is guaranteed by design and characterization. Not 100% tested in production.



Switching Characteristics for CY2305SC-1 and CY2309SC-1 Commercial Temperature Devices

| Parameter ^[10] | Name | Test Conditions | Min | Тур. | Max | Unit |
|---------------------------|--|--|-----|------|-----|------|
| t _{6B} | Delay, REF rising edge to CLKOUT rising edge ^[8] | Measured at V _{DD} /2. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| t ₇ | Device-to-device skew ^[8] | Measured at V _{DD} /2 on the CLKOUT pins of devices | - | - | 700 | ps |
| tj | Cycle-to-cycle jitter ^[8] | Measured at 66.67 MHz, loaded outputs | - | 70 | 200 | ps |
| t _{LOCK} | PLL lock time ^[8,9, 10] | Stable power supply, valid clock presented on REF pin | - | - | 1.0 | ms |

Switching Characteristics for CY2305SC-1H and CY2309SC-1H Commercial Temperature Devices

| Parameter ^[10] | Name | Description | Min | Тур. | Max | Unit |
|---------------------------|--|--|----------|------|---------------|------------|
| t ₁ | Output frequency | 30 pF load 10 pF load | 10 10 | - | 100 133.33 | MHz MHz |
| t _{DC} | Duty cycle ^[8] = $t_2 \div t_1$ | Measured at 1.4 V, F _{out} = 66.67 MHz | 40.0 | 50.0 | 60.0 | % |
| t _{DC} | Duty cycle ^[8] = $t_2 \div t_1$ | Measured at 1.4 V, F _{out} < 50 MHz | 45.0 | 50.0 | 55.0 | % |
| t ₃ | Rise time ^[8] | Measured between 0.8 V and 2.0 V | _ | - | 1.50 | ns |
| t ₄ | Fall time ^[8] | Measured between 0.8 V and 2.0 V | - | - | 1.50 | ns |
| t ₅ | Output-to-output skew ^[8] | All outputs equally loaded | - | 85 | 250 | ps |
| t _{6A} | Delay, REF rising edge to CLKOUT rising edge ^[8] | Measured at V _{DD} /2 | _ | - | ±350 | ps |
| t _{6B} | Delay, REF rising edge to CLKOUT rising edge ^[8] | Measured at V _{DD} /2. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| t ₇ | Device-to-device skew ^[8] | Measured at V _{DD} /2 on the CLKOUT pins of devices | _ | _ | 700 | ps |
| t ₈ | Output slew rate ^[8] | Measured between 0.8 V and 2.0 V using Test Circuit #2 | 1 | - | | V/ns |
| tj | Cycle-to-cycle jitter ^[8] | Measured at 66.67 MHz, loaded outputs | _ | 60 | 200 | ps |
| t _{LOCK} | PLL lock time ^[8,9, 10] | Stable power supply, valid clock presented on REF pin | - | - | 1.0 | ms |

Operating Conditions for CY2305SI-XX and CY2309SI-XX Industrial Temperature Devices

| Parameter | Description | Min | Max | Unit |
|-----------------|---|-----|-----|------|
| V _{DD} | Supply voltage | 3.0 | 3.6 | V |
| T _A | Operating temperature (ambient temperature) | -40 | 85 | °C |
| CL | Load capacitance, below 100 MHz | - | 30 | pF |
| CL | Load capacitance, from 100 MHz to 133 MHz | - | 10 | pF |
| C _{IN} | Input capacitance | _ | 7 | pF |

Notes

9. The clock outputs are undefined until PLL is locked.

^{8.} Parameter is guaranteed by design and characterization. Not 100% tested in production.

^{10.} For on the fly change in reference input frequency, PLL lock time is only guaranteed when stop time between change in input reference frequency is > 10 µS, Figure 9. 11. All parameters specified with loaded outputs.



Electrical Characteristics for CY2305SI-XX and CY2309SI-XX Industrial Temperature Devices

| Parameter | Description | Test Conditions | Min | Мах | Unit |
|---------------------------|-------------------------------------|---|-----|-------|------|
| V _{IL} | Input LOW voltage ^[12] | | - | 0.8 | V |
| V _{IH} | Input HIGH voltage ^[12] | | 2.0 | - | V |
| I _{IL} | Input LOW current | V _{IN} = 0 V | - | 50.0 | μA |
| I _{IH} | Input HIGH current | V _{IN} = V _{DD} | - | 100.0 | μA |
| V _{OL} | Output LOW voltage ^[13] | I _{OL} = 8 mA (–1) I _{OH} =12 mA (–1H) | - | 0.4 | V |
| V _{OH} | Output HIGH voltage ^[13] | I _{OH} = -8 mA (-1) I _{OL} = -12 mA (-1H) | 2.4 | - | V |
| I _{DD} (PD mode) | Power-down supply current | REF = 0 MHz | - | 25.0 | μΑ |
| I _{DD} | Supply current | Unloaded outputs at 66.67 MHz, SEL inputs at V_{SS} | - | 35.0 | mA |

Switching Characteristics for CY2305SI-1 and CY2309SI-1 Industrial Temperature Devices

| Parameter ^[13] | Name | Test Conditions | Min | Тур | Max | Unit |
|---------------------------|--|--|----------|------|---------------|------------|
| t1 | Output frequency | 30 pF load 10 pF load | 10 10 | - | 100 133.33 | MHz MHz |
| t _{DC} | Duty cycle ^[13] = $t_2 \div t_1$ | Measured at 1.4 V, F _{out} = 66.67 MHz | 40.0 | 50.0 | 60.0 | % |
| t3 | Rise time ^[13] | Measured between 0.8 V and 2.0 V | - | - | 2.50 | ns |
| t ₄ | Fall time ^[13] | Measured between 0.8 V and 2.0 V | - | - | 2.50 | ns |
| t ₅ | Output-to-output skew ^[13] | All outputs equally loaded | - | 85 | 250 | ps |
| t _{6A} | Delay, REF rising edge to CLKOUT rising edge ^[13] | Measured at V _{DD} /2 | - | _ | ±350 | ps |
| t _{6B} | Delay, REF rising edge to CLKOUT rising edge ^[13] | Measured at V _{DD} /2. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| t ₇ | Device-to-device skew ^[13] | Measured at V_{DD} /2 on the CLKOUT pins of devices | - | - | 700 | ps |
| tj | Cycle-to-cycle jitter ^[13] | Measured at 66.67 MHz, loaded outputs | _ | 70 | 200 | ps |
| t _{LOCK} | PLL lock time ^[9, 10, 13] | Stable power supply, valid clock presented on REF pin | - | _ | 1.0 | ms |

Notes

12. REF input has a threshold voltage of V_{DD}/2.
13. Parameter is guaranteed by design and characterization. Not 100% tested in production.
14. All parameters specified with loaded outputs



Switching Characteristics for CY2305SI-1H and CY2309SI-1H Industrial Temperature Devices

| Parameter ^[14] | Name | Description | Min | Тур | Max | Unit |
|---------------------------|--|---|----------|------|---------------|------------|
| t ₁ | Output frequency | 30 pF load 10 pF load | 10 10 | - | 100 133.33 | MHz MHz |
| t _{DC} | Duty cycle ^[16] = $t_2 \div t_1$ | Measured at 1.4 V, F _{out} = 66.67 MHz | 40.0 | 50.0 | 60.0 | % |
| t _{DC} | Duty cycle ^[16] = $t_2 \div t_1$ | Measured at 1.4 V, F _{out} < 50 MHz | 45.0 | 50.0 | 55.0 | % |
| t ₃ | Rise time ^[16] | Measured between 0.8 V and 2.0 V | - | - | 1.50 | ns |
| t ₄ | Fall time ^[16] | Measured between 0.8 V and 2.0 V | - | - | 1.50 | ns |
| t ₅ | Output-to output skew ^[16] | All outputs equally loaded | - | 85 | 250 | ps |
| t _{6A} | Delay, REF rising edge to CLKOUT rising edge ^[16] | Measured at V _{DD} /2 | - | - | ±350 | ps |
| t _{6B} | Delay, REF rising edge to CLKOUT rising edge ^[16] | Measured at V_{DD} /2. Measured in PLL Bypass Mode, CY2309 device only. | 1 | 5 | 8.7 | ns |
| t ₇ | Device-to-device skew ^[16] | Measured at $V_{DD}/2$ on the CLKOUT pins of devices | - | - | 700 | ps |
| t ₈ | Output slew rate ^[16] | Measured between 0.8 V and 2.0 V using Test Circuit #2 | 1 | - | - | V/ns |
| tj | Cycle-to-cycle jitter ^[16] | Measured at 66.67 MHz, loaded outputs | - | 60 | 200 | ps |
| t _{LOCK} | PLL lock time ^[9,10,16] | Stable power supply, valid clock presented on REF pin | - | _ | 1.0 | ms |

Switching Waveforms

Figure 4. Duty Cycle Timing




Figure 5. All Outputs Rise/Fall Time





Figure 6. Output-Output Skew



Notes

All parameters specified with loaded outputs.
Parameter is guaranteed by design and characterization. Not 100% tested in production.



Switching Waveforms






Figure 7. Input-Output Propagation Delay

Figure 9. Stop Time between Change in Input Reference Frequency






Typical Duty Cycle^[17] and I_{DD} Trends^[18] for CY2305-1 and CY2309-1



Notes


17. Duty cycle is taken from typical chip measured at 1.4 V.

18. I_{DD} data is calculated from I_{DD} = I_{CORE} + nCVf, where I_{CORE} is the unloaded current. (n = # of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = frequency (Hz)).





Typical Duty Cycle^[19] and IDD Trends^[20] for CY2305-1H and CY2309-1H




Notes

19. Duty cycle is taken from typical chip measured at 1.4 V.

20. I_{DD} data is calculated from I_{DD} = I_{CORE} + nCVf, where I_{CORE} is the unloaded current. (n = # of outputs; C = Capacitance load per output (F); V = Supply Voltage (V); f = frequency (Hz)).



Test Circuits



For parameter t_8 (output slew rate) on -1H devices



Ordering Information for CY2305


| Ordering Code | Package Type | Operating Range |
|---------------|------------------------------------|-----------------|
| CY2305SC-1 | 8-pin 150-mil SOIC | Commercial |
| CY2305SC-1T | 8-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY2305SI-1H | 8-pin 150-mil SOIC | Industrial |
| CY2305SI-1HT | 8-pin 150-mil SOIC – Tape and Reel | Industrial |
| Pb-free | K | |
| CY2305SXC-1 | 8-pin 150-mil SOIC | Commercial |
| CY2305SXC-1T | 8-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY2305SXI-1 | 8-pin 150-mil SOIC | Industrial |
| CY2305SXI-1T | 8-pin 150-mil SOIC – Tape and Reel | Industrial |
| CY2305SXC-1H | 8-pin 150-mil SOIC | Commercial |
| CY2305SXC-1HT | 8-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY2305SXI-1H | 8-pin 150-mil SOIC | Industrial |
| CY2305SXI-1HT | 8-pin 150-mil SOIC – Tape and Reel | Industrial |

Ordering Information for CY2309

| Ordering Code | Package Type | Operating Range |
|---------------|-------------------------------------|-----------------|
| CY2309SC-1H | 16-pin 150-mil SOIC | Commercial |
| CY2309SC-1HT | 16-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY2309ZC-1H | 16-pin 4.4-mm TSSOP | Commercial |
| CY2309ZC-1HT | 16-pin 4.4-mm TSSOP – Tape and Reel | Commercial |
| Pb-free | · · · | |
| CY2309SXC-1 | 16-pin 150-mil SOIC | Commercial |
| CY2309SXC-1T | 16-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY2309SXI-1 | 16-pin 150-mil SOIC | Industrial |
| CY2309SXI-1T | 16-pin 150-mil SOIC – Tape and Reel | Industrial |
| CY2309SXC-1H | 16-pin 150-mil SOIC | Commercial |
| CY2309SXC-1HT | 16-pin 150-mil SOIC – Tape and Reel | Commercial |
| CY2309SXI-1H | 16-pin 150-mil SOIC | Industrial |
| CY2309SXI-1HT | 16-pin 150-mil SOIC – Tape and Reel | Industrial |
| CY2309ZXC-1H | 16-pin 4.4-mm TSSOP | Commercial |
| CY2309ZXC-1HT | 16-pin 4.4-mm TSSOP – Tape and Reel | Commercial |
| CY2309ZXI-1H | 16-pin 4.4-mm TSSOP | Industrial |
| CY2309ZXI-1HT | 16-pin 4.4-mm TSSOP – Tape and Reel | Industrial |




Ordering Code Definitions





Package Drawing and Dimensions

Figure 10. 8-Pin (150-Mil) SOIC S8



51-85066 *F



Figure 11. 16-Pin (150-Mil) SOIC S16






Figure 12. 16-Pin TSSOP 4.40 MM Body Z16.173



DIMENSIONS IN MMEINCHESJ MIN. MAX. REFERENCE JEDEC MO-153 PACKAGE WEIGHT 0.05gms

| | PART # |
|----------|----------------|
| Z16.173 | STANDARD PKG. |
| ZZ16.173 | LEAD FREE PKG. |



51-85091 *D



Acronyms

| Acronym | Description |
|---------|--|
| PCI | Personal Computer Interconnect |
| PLL | Phase Locked Loop |
| SDRAM | Synchronous Dynamic Random Access Memory |
| SOIC | Small Outline Integrated Circuit |
| TSSOP | Thin Small Outline Package |
| ZDB | Zero Delay Buffer |

Document Conventions

Units of Measure

| Symbol | Unit of Measure |
|--------|-----------------|
| °C | degree Celsius |
| μA | microampere |
| mA | milliampere |
| ms | millisecond |
| MHz | megahertz |
| ns | nanosecond |
| pF | picofarad |
| ps | picosecond |
| V | volt |



Errata

This section describes the errata for Cypress Zero Delay Clock Buffers of the family CY2305/CY2309. Details include errata trigger conditions, scope of impact, available workaround, and silicon revision applicability.

Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

| Part Number | Device Characteristics |
|-----------------|------------------------|
| CY2305SC-1 | All Variants |
| CY2305SC-1T | All Variants |
| CY2305SC-1H | All Variants |
| CY2305SC-1HT | All Variants |
| CY2305SI-1H | All Variants |
| CY2305SI-1HT | All Variants |
| CY2305SXC-1 | All Variants |
| CY2305SXC-1T | All Variants |
| CY2305SXI-1 | All Variants |
| CY2305SXI-1H | All Variants |
| CY2305SXC-1HT | All Variants |
| CY2305SXI-1H | All Variants |
| CY2305SXI-1HT | All Variants |
| CY2309NZSXC-1H | All Variants |
| CY2309NZSXC-1HT | All Variants |
| CY2309NZSXI-1H | All Variants |
| CY2309NZSXI-1HT | All Variants |
| CY2309SC-1HT | All Variants |
| CY2309SXC-1H | All Variants |
| CY2309SXC-1HT | All Variants |
| CY2309SXI-1H | All Variants |
| CY2309SXI-1HT | All Variants |
| CY2309ZC-1H | All Variants |
| CY2309ZC-1HT | All Variants |
| CY2309ZXC-1H | All Variants |
| CY2309ZXC-1HT | All Variants |
| CY2309ZXI-1H | All Variants |
| CY2309ZXI-1HT | All Variants |
| CY2309SXC-1 | All Variants |
| CY2309SXC-1T | All Variants |
| CY2309SXI-1 | All Variants |
| CY2309SXI-1T | All Variants |
| CY2309SC-1 | All Variants |
| CY2309SC-1T | All Variants |
| CY2309SXC-1 | All Variants |
| CY2309SXC-1T | All Variants |
| CY2309SXI-1 | All Variants |
| CY2309SXI-1T | All Variants |



CY2305/CY2309 Errata Summary

| Items | Part Number | Silicon Revision | Fix Status |
|---------------------------------------|-------------|------------------|--|
| Start up lock time issue [CY2305] | All | В | Silicon fixed. New silicon available from WW 25 of 2011 |
| Start up lock time issue [CY2309] All | | В | Silicon fixed. New silicon available from WW 10 of 2013 |

CY2305/CY2309 Qualification Status

Product Status: In production

Qualification report last updated on 11/27/2012 (http://www.cypress.com/?rID=72595)

1. Start up lock time issue

Problem Definition

Output of CY2305/CY2309 fails to locks within 1 ms (as per data sheet spec)

Parameters Affected

PLL lock time

Trigger Condition(S)

Start up

Scope of Impact

It can impact the performance of system and its throughput

Workaround


Apply reference input (RefClk) before power up (VDD) Input noise propagates to output due to absence of reference input signal during power up. If reference input is present during power up, the noise will not propagate to output and device will start normally without problems.

Fix Status

This issue is due to design marginality. Two minor design modifications have been made to address this problem.

Addition of VCO bias detector block as shown in the following figure which keeps comparator power down till VCO bias is present and thereby eliminating the propagation of noise to feedback.

Bias generator enhancement for successful initialization.







Document History Page

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
|----------|---------|--------------------|--------------------|--|
| ** | 110249 | SZV | 10/19/01 | Change from Spec number: 38-00530 to 38-07140 |
| *A | 111117 | CKN | 03/01/02 | Added t6B row to the Switching Characteristics Table; also added the letter "A" to the t6A row Corrected the table title from CY2305SC-IH and CY2309SC-IH to CY2305SI-IH and CY2309SI-IH |
| *В | 117625 | HWT | 10/21/02 | Added eight-pin TSSOP packages (CY2305ZC-1 and CY2305ZC-1T) to the ordering information table. Added the Tape and Reel option to all the existing packages: CY2305SC-1T, CY2305SI-1T, CY2305SC-1HT, CY2305SI-1HT, CY2305ZC-1T, CY2309SC-1T, CY2309SI-1T, CY2309SC-1HT, CY2309SI-1HT, CY2309ZC-1HT, CY2309ZI-1HT |
| *C | 121828 | RBI | 12/14/02 | Power up requirements added to Operating Conditions information |
| *D | 131503 | RGL | 12/12/03 | Added Lead-free for all the devices in the ordering information table |
| *E | 214083 | RGL | See ECN | Added a Lead-free with the new coding for all SOIC devices in the ordering information table |
| *F | 291099 | RGL | See ECN | Added TSSOP Lead-free devices |
| *G | 390582 | RGL | See ECN | Added typical values for jitter |
| *H | 2542461 | AESA | 07/23/08 | Updated template. Added Note "Not recommended for new designs." Added part number CY2305ESXC-1, CY2305ESXC-1T, CY2305ESXI-1, CY2305ESXI-1T, CY2305ESXC-1H, CY2305ESXC-1HT, CY2305ESXI-1H, CY2305ESXI-1HT, CY2309ESXC-1, CY2309ESXC-1T, CY2309ESXI-1, CY2309ESXI-1T, CY2309ESXC-1H, CY2309ESXC-1HT, CY2309ESXI-1H, CY2309ESXI-1HT, CY2309EZXC-1H, CY2309EZXC-1HT, CY2309ESXI-1H, CY2309ESXI-1HT, CY2309EZXC-1H, CY2309EZXC-1HT, CY2309EZXI-1H, and CY2309EZXI-1HT in ordering information table. Removed part number CY2305SZC-1, CY2305SZC-1T, CY2305SZI-1, CY2305SZI-1T, CY2305SZC-1H, CY2305SZC-1HT, CY2305SZI-1H, CY2305SZI-1T, CY2309SZC-1H, CY2309SZC-1HT, CY2309SZI-1H, CY2309SZI-1T, CY2309SZC-1H, CY2309SZC-1HT, CY2309SZI-1H, CY2309SZI-1HT, CY2309ZZC-1H, CY2309ZZC-1HT, CY2309SZI-1H, CY2309SZI-1HT, CY2309ZZC-1H, CY2309ZZC-1HT, CY2309ZI-1H, CY2309ZI-1HT, CY2309ZZC-1H, CY2309ZZC-1HT in Ordering Information table. Changed Lead-Free to Pb-Free. |
| * | 2565153 | AESA | 09/18/08 | Removed part number CY2305ESXC-1, CY2305ESXC-1T, CY2305ESXI-1, CY2305ESXI-1T, CY2305ESXC-1H, CY2305ESXC-1HT, CY2305ESXI-1H, CY2305ESXI-1HT, CY2309ESXC-1, CY2309ESXC-1T, CY2309ESXI-1, CY2309ESXI-1T, CY2309ESXC-1H, CY2309ESXC-1HT, CY2309ESXI-1H, CY2309ESXI-1HT, CY2309EZXC-1H, CY2309EZXC-1HT, CY2309EZXI-1H, and CY2309EZXI-1HT in ordering information table. Removed note references to note 10 in Pb-Free sections of ordering infor- mation table. Changed IDD (PD mode) from 12.0 to 25.0 μ A for commercial temperature devices Deleted Duty Cycle parameters for F _{out} < 50 MHz commercial and industrial devices. |
| *J | 2673353 | KVM / PYRS | 03/13/09 | Reverted IDD (PD mode) and Duty Cycle parameters back to the values in revision *H: Changed IDD (PD mode) from 25 to 12 μ A for commercial devices. Added Duty Cycle parameters for F _{out} < 50 MHz for commercial and industrial devices. |



Document History Page (continued)

| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
|----------|---------|--------------------|--------------------|---|
| *K | 2904641 | KVM | 04/05/10 | Removed parts CY2305SI-1, CY2305SI-1T, CY2309SI-1, CY2309SI-1H, CY2309SI-1HT, CY2309SI-1T from Ordering Information. Updated Package Diagram |
| *L | 3047136 | KVM | 10/04/2010 | Added table of contents, ordering code definition, Acronyms and Units tables Updated 16-pin TSSOP package diagram. |
| *M | 3146330 | CXQ | 01/18/2011 | Added "Not recommended for new designs" statement to Features on page 1. Added 'not recommended for new designs' footnote to all parts in the ordering information table. |
| *N | 3241160 | BASH | 05/09/2011 | Added Footnote 9 on page 6 (CDT 97105). Removed first bullet point "Not recommended for new designs. The CY2305C and CY2309C are form, fit, function compatible devices with improved specifications." from Features section. (CDT 99798). Removed Footnote 20 and all its references from document. (CDT 99798). |
| *0 | 3400613 | BASH | 10/10/2011 | Added Footnote 10 and its reference to all PLL lock time parameters throughout the document. Added Figure 9 for Stop Time Illustration. |
| *P | 3859773 | AJU | 01/07/2013 | Updated Ordering Information for CY2305 (Updated part numbers). Updated Ordering Information for CY2309 (Updated part numbers). Updated Package Drawing and Dimensions: spec 51-85068 – Changed revision from *D to *E. |
| *Q | 3997602 | AJU | 05/11/2013 | Updated Package Drawing and Dimensions: spec 51-85066 – Changed revision from *E to *F. Added Errata. |
| *R | 4124780 | CINM | 10/24/2013 | Updated in new template. Completing Sunset Review. |
| *S | 4307827 | CINM | 03/13/2014 | Updated Errata. |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

| Products | |
|--------------------------|---------------------------|
| Automotive | cypress.com/go/automotive |
| Clocks & Buffers | cypress.com/go/clocks |
| Interface | cypress.com/go/interface |
| Lighting & Power Control | cypress.com/go/powerpsoc |
| | cypress.com/go/plc |
| Memory | cypress.com/go/memory |
| PSoC | cypress.com/go/psoc |
| Touch Sensing | cypress.com/go/touch |
| USB Controllers | cypress.com/go/USB |
| Wireless/RF | cypress.com/go/wireless |

PSoC[®] Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2001-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-07140 Rev. *S

Revised March 13, 2014

Page 22 of 22

All product and company names mentioned in this document may be the trademarks of their respective holders.