

October 1987 Revised March 2002

## CD4021BC 8-Stage Static Shift Register

### **General Description**

The CD4021BC is an 8-stage parallel input/serial output shift register. A parallel/serial control input enables individual JAM inputs to each of 8 stages. Q outputs are available from the sixth, seventh, and eighth stages. All outputs have equal source and sink current capabilities and conform to standard "B" series output drive.

When the parallel/serial control input is in the logical "0" state, data is serially shifted into the register synchronously with the positive transition of the clock. When the parallel/serial control is in the logical "1" state, data is jammed into each stage of the register asynchronously with the clock.

All inputs are protected against static discharge with diodes to  $\rm V_{DD}$  and  $\rm V_{SS}.$ 

#### **Features**


- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL compatibility:
  Fan out of 2 driving 74L or 1 driving 74LS
- 5V-10V-15V parametric ratings
- Symmetrical output characteristics
- Maximum input leakage 1 µA at 15V over full temperature range

### **Ordering Code:**

Order Number	Order Code	Package Description
CD4021BCM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
CD4021BCN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

### **Connection Diagram**



### **Truth Table**

C <sub>L</sub> (Note	1)		Parallel/ Serial Control	PI 1	PI n	Q1 (Internal)	Q <sub>n</sub> (Note 2)
Х		Х	1	0	0	0	0
Х		Х	1	0	1	0	1
Х		Х	1	1	0	1	0
Х		Х	1	1	1	1	1
		0	0	Х	Х	0	$Q_{n-1}$
_		1	0	Х	Х	1	$Q_{n-1}$ $Q_{n-1}$
~		Х	0	Х	Х	Q1	$Q_n$

X = Don't care case


Note 1: Level change

Note 2: No change

© 2002 Fairchild Semiconductor Corporation

DS005954

www.fairchildsemi.com



## Absolute Maximum Ratings(Note 3)

(Note 4)

 $\label{eq:Supply Voltage VDD} Supply Voltage (V_{DD}) & -0.5V to +18V \\ Input Voltage (V_{IN}) & -0.5V to V_{DD} +0.5V \\ \end{cases}$ 

Storage Temperature Range (Ts)  $-65^{\circ}\text{C}$  to +150°C

Power Dissipation (P<sub>D</sub>)

 Dual-In-Line
 700 mW

 Small Outline
 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

## Recommended Operating Conditions (Note 4)

Supply Voltage ( $V_{DD}$ ) 3V to 15V Input Voltage ( $V_{IN}$ ) 0 to  $V_{DD}$ 

Operating Temperature Range (T<sub>A</sub>)

**Note 3:** "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device operation.

Note 4: V<sub>SS</sub> = 0V unless otherwise specified.

## DC Electrical Characteristics (Note 4)

Symbol I	Parameter	Conditions	–55°C		+25°C			+125°C		Units
Symbol	raiametei	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I <sub>DD</sub>	Quiescent Device	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		5		0.1	5		150	
	Current	$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		10		0.2	10		300	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		20		0.3	20		600	
V <sub>OL</sub>	LOW Level	$V_{DD} = 5V$		0.05		0	0.05		0.05	
	Output Voltage	$V_{DD} = 10V \qquad  I_O  < 1 \; \mu A$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	
V <sub>OH</sub>	HIGH Level	$V_{DD} = 5V$	4.95		4.95	5		4.95		
	Output Voltage	$V_{DD} = 10V$ $ I_O  < 1 \mu A$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		
V <sub>IL</sub>	LOW Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2	1.5		1.5	
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4	3.0		3.0	V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$		4.0		6	4.0		4.0	
V <sub>IH</sub>	HIGH Level	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	3		3.5		
	Input Voltage	$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	6		7.0		V
		$V_{DD} = 15V$ , $V_{O} = 1.5V$ or $13.5V$	11.0		11.0	9		11.0		
I <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	Current (Note 5)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.2		0.90		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8		2.4		
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	Current (Note 5)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.2		-0.90		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8		-2.4		
I <sub>IN</sub>	Input Current	$V_{DD} = 15V$ , $V_{IN} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.1		1.0	μΛ

Note 5: I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.

www.fairchildsemi.com

# AC Electrical Characteristics (Note 6) $T_A = 25^{\circ}C, \text{ input } t_r, \ t_f = 20 \ \text{ns}, \ C_L = 50 \ \text{pF}, \ R_L = 200 \ \text{k}\Omega$


Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Time	$V_{DD} = 5V$		240	350	
		V <sub>DD</sub> = 10V		100	175	ns
		V <sub>DD</sub> = 15V		70	140	
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Time	$V_{DD} = 5V$		100	200	
		V <sub>DD</sub> = 10V		50	100	ns
		V <sub>DD</sub> = 15V		40	80	
CL	Maximum Clock	$V_{DD} = 5V$	2.5	3.5		
	Input Frequency	V <sub>DD</sub> = 10V	5	10		MHz
		V <sub>DD</sub> = 15V	8	16		
W	Minimum Clock	$V_{DD} = 5V$		100	200	
	Pulse Width	V <sub>DD</sub> = 10V		50	100	ns
		V <sub>DD</sub> = 15V		40	80	
CL, t <sub>f</sub> CL	Clock Rise and	$V_{DD} = 5V$			15	
	Fall Time (Note 6)	V <sub>DD</sub> = 10V			15	μs
		V <sub>DD</sub> = 15V			15	
3	Minimum Set-Up Time					
	Serial Input	$V_{DD} = 5V$		60	120	
	t <sub>H</sub> ≥ 200 ns	V <sub>DD</sub> = 10V		40	80	ns
	(Ref. to CL)	V <sub>DD</sub> = 15V		30	60	
	Parallel Inputs	$V_{DD} = 5V$		25	50	
	t <sub>H</sub> ≥ 200 ns	V <sub>DD</sub> = 10V		15	30	ns
	(Ref. to P/S)	V <sub>DD</sub> = 15V		10	20	
Н	Minimum Hold Time	$V_{DD} = 5V$			0	
	Serial In, Parallel In, t <sub>s</sub> ≥ 400 ns	V <sub>DD</sub> = 10V			10	ns
	Parallel/Serial Control	V <sub>DD</sub> = 15V			15	
WH	Minimum P/S	$V_{DD} = 5V$		150	250	
	Pulse Width	$V_{DD} = 10V$		75	125	ns
		V <sub>DD</sub> = 15V		50	100	
REM	Minimum P/S Removal	$V_{DD} = 5V$		100	200	
	Time (Ref. to CL)	$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	
21	Average Input Capacitance	Any Input		5	7.5	pF
PD	Power Dissipation			100		pF
	Capacitance (Note 8)					

Note 6: AC Parameters are guaranteed by DC correlated testing.

Note 7: If more than one unit is cascaded t<sub>t</sub>CL should be made less than or equal to the fixed propagation delay of the output of the driving stage for the esti-

Note 8: CPD determines the no load AC power consumption of any CMOS device. For complete explanation, see 74C family characteristics application note AN-90.

## **Typical Performance Characteristics** 35 30 25 I<sub>SINK</sub> (mA) 20 15 V<sub>CC</sub> = 10V 10 5 $\overline{V}_{CC} = 5V$ 0 0 8 10 12 14 16 18 $V_{\mathsf{OUT}}\left(V\right)$ -0 **-**5 -10 Isource (mA) V<sub>CC</sub> = 10V **-**15 **-**20 **-**25 $V_{CC} = 15V$ -30 -35 18 16 14 12 10 8 6 $V_{CC} - V_{OUT} (V)$ 400 tpp - PROPRAGATION DELAY (ns) 350 V<sub>CC</sub> = 5V 300 250 200 150 V<sub>CC</sub> = 10V 100 50 V<sub>CC</sub> = 15V 100 125 150 175 25 50 C<sub>L</sub> - LOAD CAPACITANCE (pF)



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

0.016 - 0.050 (0.406 - 1.270) TYP ALL LEADS 0.014 (0.356)


0.050 (1.270) TYP

0.008 (0.203) TYP 0.014-0.020 (0.356-0.508)

M16A (REV H)

0.008 - 0.010 (0.203 - 0.254) TYP ALL LEADS

0.004 (0.102) All Lead TIPS



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

ON Semiconductor and III) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at <a href="https://www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.

Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that ON Semiconductor was negligent regarding the design or manufacture of the part. ON Semiconductor is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative