ADM3101E* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts <a> □

View a parametric search of comparable parts

Documentation <a>□

Data Sheet

• ADM3101E: 15 kV ESD Protected, 3.3 V Single-Channel RS-232 Line Driver/Receiver Data Sheet

Software and Systems Requirements

- ADI RS-485/RS-422 Cross Reference Guide
- RS-232 Transceivers Cross Reference Guide

Reference Materials

Solutions Bulletins & Brochures

• RS-232 Transceivers Applications Bulletin (Summer 2008)

Design Resources -

- ADM3101E Material Declaration
- PCN-PDN Information
- · Quality And Reliability
- · Symbols and Footprints

Discussions <a>□

View all ADM3101E EngineerZone Discussions

Sample and Buy 🖳

Visit the product page to see pricing options

Technical Support <a> □

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

Features
Applications1
Functional Block Diagram1
General Description1
Revision History2
Specifications
Absolute Maximum Ratings
ESD Caution
REVISION HISTORY
5/15—Rev. C to Rev. D
Change to θ_{JA} , Thermal Impedance (LFCSP) Parameter,
Table 2
Changes to Figure 2 and Table 35
Changes to Ordering Guide
Updated Outline Dimensions
7/08—Rev. B to Rev. C
Changes to General Description Section
Reformatted Table 1
Change to $T_{\rm IN}$ Rating, Table 2
Changes to Figure 25
Moved High Baud Rate Section 8
Added Exposed Pad Notation to Outline Dimensions9
12/07—Rev. A to Rev. B
Added 16-Lead QSOP Package (Universal)
Updated Outline Dimensions
Changes to Ordering Guide

Pin Configurations and Function Descriptions	5
Typical Performance Characteristics	6
Theory of Operation	8
Circuit Description	8
High Baud Rate	8
Outline Dimensions	9
Ordering Guide	9

10/07—Rev. 0 to Rev. A

Changes to Figure 1	1
Changes to Table 1, RS-232 Receiver Section	3
Changes to Table 3	5
Changes to Figure 11	8

5/07—Revision 0: Initial Version

SPECIFICATIONS

 V_{CC} = 3.3 V \pm 0.3 V, C1 to C4 = 0.1 μF , $-40^{\circ} C \leq T_{\text{A}} \leq +85^{\circ} C$, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	Min	Тур	Max	Unit
DC CHARACTERISTICS					
Operating Voltage Range		3.0	3.3	5.5	V
Power Supply Current, Vcc	No load		1.5	2.6	mA
	$R_L = 3 \text{ k}\Omega \text{ to GND}$		5	7	mA
LOGIC					
Input Logic Threshold Low, V _{INL}	T _{IN}			0.6	V
Input Logic Threshold High, VINH	T _{IN}	1.4			V
Input Logic Threshold Low, V _{INL}	T_{IN} , $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$			8.0	V
Input Logic Threshold High, VINH	T_{IN} , $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	2.0			V
CMOS Output Voltage Low, Vol	I _{OUT} = 1.6 mA			0.4	V
CMOS Output Voltage High, V _{ОН}	$I_{OUT} = -1 \text{ mA}$	Vcc - 0.6			V
Logic Pull-Up Current	$T_{IN} = GND \text{ to } V_{CC}$		5	12	μΑ
RS-232 RECEIVER					
EIA/TIA-232E Input Voltage Range ¹		-30		+30	V
EIA/TIA-232E Input Threshold Low	$V_{CC} = 3.0 \text{ V to } 5.5 \text{ V}$	0.6	1.3		V
EIA/TIA-232E Input Threshold High			1.6	2.4	V
EIA/TIA-232E Input Hysteresis			0.4		V
EIA/TIA-232E Input Resistance		3	5	7	kΩ
TRANSMITTER					
Output Voltage Swing					
RS-232	$V_{CC} = 3.3 \text{ V}$ to 5.5 V; transmitter output loaded with 3 k Ω to ground	±5.0	±5.7		V
RS-562	$V_{CC} = 3.0 \text{ V}$	±4.5			V
Transmitter Output Resistance	$V_{CC} = 0 \text{ V, } V_{OUT} = \pm 2 \text{ V}^1$	300			Ω
RS-232 Output Short-Circuit Current			±15		mA
TIMING CHARACTERISTICS					
Maximum Data Rate	$V_{CC} = 3.3 \text{ V, R}_L = 3 \text{ k}\Omega \text{ to } 7 \text{ k}\Omega, C_L = 50 \text{ pF to } 1000 \text{ pF}$	460			kbps
Receiver Propagation Delay					
t _{PHL}			0.4		μs
t _{PLH}			0.4		μs
Transmitter Propagation Delay	$R_L = 3 \text{ k}\Omega$, $C_L = 1000 \text{ pF}$		600		ns
Transmitter Skew			80		ns
Receiver Skew			70		ns
Transition Region Slew Rate	$+3 \text{ V to } -3 \text{ V or } -3 \text{ V to } +3 \text{ V, V}_{CC} = +3.3 \text{ V,}$	5.5	10	30	V/µs
-	$R_L = 3 \text{ k}\Omega$, $C_L = 1000 \text{ pF}$, $T_A = 25^{\circ}\text{C}^1$				
ESD PROTECTION	·				
RS-232 and CMOS I/O Pins	Human body model air discharge		±15		kV
	Human body model contact discharge		±8		kV

¹ Guaranteed by design.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 2.

Parameter	Rating
Vcc	−0.3 V to +6 V
V+	$(V_{CC} - 0.3 \text{ V}) \text{ to } +13 \text{ V}$
V-	+0.3 V to -13 V
Input Voltages	
Tin	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V})$
R _{IN}	±30 V
Output Voltages	
Тоит	±15 V
R _{OUT}	$-0.3 \text{ V to } (V_{CC} + 0.3 \text{ V})$
Short-Circuit Duration	
Тоит	Continuous
Package Information	
θ_{JA} , Thermal Impedance (LFCSP)	80°C/W
θ_{JA} , Thermal Impedance (QSOP)	149.97°C/W
Operating Temperature Range	
Industrial (A Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Pb-Free Temperature (Soldering, 10 sec)	260°C


Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS



NOTES

1. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO GND.
THIS CONNECTION IS NOT REQUIRED TO MEET ELECTRICAL PERFORMANCE.

Figure 2. LFCSP Pin Configuration




Figure 3. QSOP Pin Configuration

Table 3. Pin Function Descriptions

Pin No. ¹			
LFCSP	QSOP	Mnemonic	Description
1, 12	2, 1	C1+, C1-	Positive and Negative Connections for Charge Pump Capacitor. External Capacitor C1 is connected between these pins; a 0.1 µF capacitor is recommended, but larger capacitors up to 10 µF can be used.
2	4	R _{OUT}	Receiver Output. This pin outputs CMOS output logic levels.
3	5	T _{IN}	Transmitter (Driver) Input. This input accepts TTL/CMOS levels.
4	7	V+	Internally Generated Positive Supply (+6 V Nominal).
5	8	Vcc	Power Supply Input, 3.0 V to 5.5 V.
6	9	GND	Ground. Must be connected to 0 V.
7	10	V-	Internally Generated Negative Supply (–6 V Nominal).
8	12	Тоит	Transmitter (Driver) Output. This pin outputs RS-232 signal levels (typically ±6 V).
9	13	R _{IN}	Receiver Input. This input accepts RS-232 signal levels. An internal 5 k Ω pull-down resistor to GND is connected on the input.
10, 11	15, 16	C2-, C2+	Positive and Negative Connections for Charge Pump Capacitor. External Capacitor C2 is connected between these pins; a 0.1 μF capacitor is recommended, but larger capacitors up to 10 μF can be used.
N/A	3, 6, 11, 14	NC	No Connect. These pins should always remain unconnected.
EPAD	N/A	EPAD	Exposed Pad. The exposed pad must be connected to GND. This connection is not required to meet electrical performance.

¹ N/A means not applicable.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Transmitter Output Voltage High/Low vs. Load Capacitance @ 460 kbps




Figure 5. Transmitter Output Voltage High/Low vs. V_{CC} , $R_L = 3 \text{ k}\Omega$




Figure 6. Transmitter Output Voltage High/Low vs. Load Current




Figure 7. Charge Pump V+, V- vs. Load Current




Figure 8. Charge Pump Impedance vs. Vcc




Figure 9. Power Supply Current vs. Load Capacitance




Figure 10. 460 kbps Data Transmission




Figure 11. T_{IN} Voltage Threshold vs. V_{CC}

THEORY OF OPERATION

The ADM3101E is a single-channel RS-232 line driver/receiver. Step-up voltage converters, coupled with level shifting transmitters and receivers, allow RS-232 levels to be developed while operating from a single 3.3 V supply.

CMOS technology is used to keep the power dissipation to an absolute minimum, allowing maximum battery life in portable applications.

CIRCUIT DESCRIPTION

The internal circuitry consists of the following main sections:

- A charge pump voltage converter
- A 3.3 V logic to an EIA/TIA-232E transmitter
- An EIA/TIA-232E to a 3.3 V logic receiver




Figure 12. Typical Operating Circuit

Charge Pump Voltage Converter

The charge pump voltage converter consists of a 200 kHz oscillator and a switching matrix. The converter generates a ± 6.6 V supply (when unloaded) from the 3.3 V input level. This is achieved in two stages by using a switched capacitor technique, as illustrated in Figure 13 and Figure 14. First, the 3.3 V input supply is doubled to +6.6 V by using C1 as the charge storage element. The +6.6 V level is then inverted to generate -6.6 V using C2 as the storage element. C3 is shown connected between V+ and V_{CC} but is equally effective if connected between V+ and GND.

The C3 and C4 capacitors are used to reduce the output ripple. The values are not critical and can be increased, if desired. Larger capacitors (up to $10~\mu F$) can also be used in place of the C1, C2, C3, and C4 capacitors.




Figure 13. Charge Pump Voltage Doubler




Figure 14. Charge Pump Voltage Inverter

3.3 V Logic to EIA/TIA-232E Transmitter

The transmitter driver converts the 3.3 V logic input levels into RS-232 output levels. When driving an RS-232 load with $V_{\rm CC}$ = 3.3 V, the output voltage swing is typically ± 6 V. Internally, the $T_{\rm IN}$ pin has a weak pull-up that allows it to be driven by an open-drain output, but the maximum operating data rate is reduced when the $T_{\rm IN}$ pin is driven by an open-drain pin.

EIA/TIA-232E to 3.3 V Logic Receiver

The receiver is an inverting level shifter that accepts the RS-232 input level and translates it into a 3.3 V logic output level. The input has an internal 5 k Ω pull-down resistor to ground and is protected against overvoltages of up to ± 30 V. An unconnected input is pulled to 0 V by the internal 5 k Ω pull-down resistor, which, therefore, results in a Logic 1 output level for an unconnected input or for an input connected to GND.

The receiver has a Schmitt trigger input with a hysteresis level of 0.4 V, which ensures error-free reception for both a noisy input and for an input with slow transition times.

CMOS Input Voltage Thresholds

The CMOS input and output pins ($T_{\rm IN}$ and $R_{\rm OUT}$) of the ADM3101E are designed to interface with 1.8 V logic thresholds when $V_{\rm CC}$ = 3.3 V.

The CMOS input and output pins ($T_{\rm IN}$ and $R_{\rm OUT}$) of the ADM3101E are also designed to interface with TTL/CMOS logic thresholds when $V_{\rm CC}$ = 5 V.


ESD Protection on RS-232 and CMOS I/O Pins

All RS-232 ($T_{\rm OUT}$ and $R_{\rm IN})$ and CMOS ($T_{\rm IN}$ and $R_{\rm OUT})$ inputs and outputs are protected against electrostatic discharges (up to ± 15 kV).

HIGH BAUD RATE

The ADM3101E features high slew rates, permitting data transmission at rates well in excess of the EIA/RS-232 specifications. The RS-232 voltage levels are maintained at data rates of up to 460 kbps, even under worst-case loading conditions, when $T_{\rm IN}$ is driven by a push-pull output. The slew rate is internally controlled to less than 30 V/ μ s to minimize EMI interference.


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-220-WEED.

Figure 15. 12-Lead Lead Frame Chip Scale Package [LFCSP_WQ]

3 mm × 3 mm Body, Very Very Thin Quad (CP-12-4)



COMPLIANT TO JEDEC STANDARDS MO-137-AB

CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 16. 16-Lead Shrink Small Outline Package [QSOP] (RQ-16)

Dimensions shown in inches and (millimeters)

ORDERING GUIDE

Model ¹ Temperature Range		Package Description	Package Option	Branding
ADM3101EACPZ-REEL	-40°C to +85°C	12-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-12-4	MA6
ADM3101EACPZ-250R7	-40°C to +85°C	12-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-12-4	MA6
ADM3101EARQZ	−40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	
ADM3101EARQZ-REEL	-40°C to +85°C	16-Lead Shrink Small Outline Package [QSOP]	RQ-16	

¹ Z = RoHS Compliant Part.

NOTES

NOTES

NOTES

