

ADG849* PRODUCT PAGE QUICK LINKS

Last Content Update: 02/23/2017

COMPARABLE PARTS

View a parametric search of comparable parts.

DOCUMENTATION

Data Sheet

- ADG849: 3 V/5 V CMOS 0.5 Ω SPDT Switch in SC70 Data Sheet

User Guides

- UG-252: Evaluation Board for the AD7280A Lithium Ion Battery Monitoring System

TOOLS AND SIMULATIONS

- ADG849 SPICE Macro Model

REFERENCE DESIGNS

- CN0197

REFERENCE MATERIALS

Product Selection Guide

- Switches and Multiplexers Product Selection Guide

Technical Articles

- CMOS Switches Offer High Performance in Low Power, Wideband Applications
- Data-acquisition system uses fault protection

DESIGN RESOURCES

- ADG849 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

DISCUSSIONS

View all ADG849 EngineerZone Discussions.

SAMPLE AND BUY

Visit the product page to see pricing options.

TECHNICAL SUPPORT

Submit a technical question or find your regional support number.

DOCUMENT FEEDBACK

Submit feedback for this data sheet.

This page is dynamically generated by Analog Devices, Inc., and inserted into this data sheet. A dynamic change to the content on this page will not trigger a change to either the revision number or the content of the product data sheet. This dynamic page may be frequently modified.

TABLE OF CONTENTS

| | | | |
|--|---|---|----|
| Specifications..... | 3 | Typical Performance Characteristics | 7 |
| Absolute Maximum Ratings..... | 5 | Test Circuits..... | 9 |
| ESD Caution..... | 5 | Outline Dimensions | 11 |
| Pin Configuration and Function Descriptions..... | 6 | Ordering Guide | 11 |

REVISION HISTORY

7/04—Revision 0: Initial Version

SPECIFICATIONS

Table 1. $V_{DD} = 4.5\text{ V to }5.5\text{ V}$, $GND = 0\text{ V}$ ¹

| Parameter | +25°C | -40°C to +85°C | -40°C to +125°C | Unit | Test Conditions/Comments |
|--|------------|----------------|-----------------|-------------------|---|
| ANALOG SWITCH | | | | | |
| Analog Signal Range | | | 0 V to V_{DD} | V | |
| On-Resistance (R_{ON}) | 0.5 | | | Ω typ | $V_S = 0\text{ V to }V_{DD}$, $I_{DS} = -100\text{ mA}$ |
| | 0.6 | 0.7 | 0.8 | Ω max | See Figure 15 |
| On-Resistance Match Between Channels (ΔR_{ON}) | 0.05 | | | Ω typ | $V_S = 0.85\text{ V}$, $I_{DS} = -100\text{ mA}$ |
| | 0.095 | 0.11 | 0.125 | Ω max | |
| On-Resistance Flatness ($R_{FLAT(ON)}$) | 0.13 | | | Ω typ | $V_S = 0\text{ V to }V_{DD}$, $I_{DS} = -100\text{ mA}$ |
| | 0.18 | 0.22 | 0.24 | Ω max | |
| LEAKAGE CURRENTS | | | | | |
| Source Off Leakage, I_S (Off) | ± 0.01 | | | nA typ | $V_{DD} = 5.5\text{ V}$ $V_S = 4.5\text{ V}/1\text{ V}$, $V_D = 1\text{ V}/4.5\text{ V}$, see Figure 16 |
| Channel On Leakage, I_D , I_S (On) | ± 0.04 | | | nA typ | $V_S = V_D = 1\text{ V}$, or $V_S = V_D = 4.5\text{ V}$, see Figure 17 |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V_{INH} | | | 2.0 | V min | |
| Input Low Voltage, V_{INL} | | | 0.8 | V max | |
| Input Current | | | | | |
| I_{INL} or I_{INH} | 0.005 | | | μA typ | $V_{IN} = V_{INL}$ or V_{INH} |
| | | | ± 0.1 | μA max | |
| C_{IN} , Digital Input Capacitance | 2.5 | | | pF typ | |
| DYNAMIC CHARACTERISTICS² | | | | | |
| t_{ON} | 11 | | | ns typ | $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$ |
| | 15 | 17 | 18 | ns max | $V_S = 3\text{ V}$, see Figure 18 |
| t_{OFF} | 9 | | | ns typ | $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$ |
| | 13 | 14 | 15 | ns max | $V_S = 3\text{ V}$, see Figure 18 |
| Break-Before-Make Time Delay, t_{BBM} | 5 | | | ns typ | $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$, $V_{S1} = V_{S2} = 3\text{ V}$, see Figure 19 |
| | | | 1 | ns min | |
| Charge Injection | 50 | | | pC typ | $V_S = 0\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$, see Figure 20 |
| Off Isolation | -64 | | | dB typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 100\text{ kHz}$ see Figure 21 |
| Channel-to-Channel Crosstalk | -64 | | | dB typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 100\text{ kHz}$, see Figure 22 |
| Bandwidth: -3 dB | 38 | | | MHz typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, see Figure 23 |
| Insertion Loss | 0.04 | | | dB typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, see Figure 23 |
| THD + N | 0.01 | | | % | $R_L = 32\ \Omega$, $f = 20\text{ Hz to }20\text{ kHz}$, $V_S = 2\text{ V p-p}$ |
| C_S (Off) | 52 | | | pF typ | |
| C_D , C_S (On) | 145 | | | pF typ | |
| POWER REQUIREMENTS | | | | | |
| I_{DD} | 0.001 | | | μA typ | $V_{DD} = 5.5\text{ V}$, Digital Inputs = 0 V or 5.5 V |
| | | | 1.0 | μA max | |

¹The temperature range for the Y version is -40°C to $+125^\circ\text{C}$.

²Guaranteed by design, not subject to production test.

ADG849

Table 2. $V_{DD} = 2.7\text{ V to }3.6\text{ V}$, $GND = 0\text{ V}$ ¹

| Parameter | +25°C | -40°C to +85°C | -40°C to +125°C | Unit | Test Conditions/Comments |
|--|------------|-------------------|--------------------|-------------------|--|
| ANALOG SWITCH | | | | | |
| Analogue Signal Range | | | 0 V to V_{DD} | V | |
| On-Resistance (R_{ON}) | 0.72 | | | Ω typ | $V_S = 0\text{ V to }V_{DD}$, $I_{DS} = -100\text{ mA}$ |
| | 1.1 | 1.1 | 1.2 | Ω max | See Figure 15 |
| On-Resistance Match Between Channels (ΔR_{ON}) | 0.05 | | | Ω typ | $V_S = 1.5\text{ V}$, $I_{DS} = -100\text{ mA}$ |
| | 0.095 | 0.11 | 0.125 | Ω max | |
| On-Resistance Flatness ($R_{FLAT(ON)}$) | 0.3 | | | Ω typ | $V_S = 0\text{ V to }V_{DD}$, $I_{DS} = -100\text{ mA}$ |
| LEAKAGE CURRENTS | | | | | |
| Source Off Leakage, I_S (Off) | ± 0.1 | | | nA typ | $V_{DD} = 3.6\text{ V}$ |
| Channel On Leakage, I_D , I_S (On) | ± 0.01 | | | nA typ | $V_S = 3\text{ V}/1\text{ V}$, $V_D = 1\text{ V}/3\text{ V}$, see Figure 16 |
| | | | | | $V_S = V_D = 1\text{ V}$, or $V_S = V_D = 3\text{ V}$; see Figure 17 |
| DIGITAL INPUTS | | | | | |
| Input High Voltage, V_{INH} | | | 2.0 | V min | |
| Input Low Voltage, V_{INL} | | | 0.8 | V max | $V_{DD} = 3\text{ V to }3.6\text{ V}$ |
| | | | 0.7 | V max | $V_{DD} = 2.7\text{ V}$ |
| Input Current | | | | | |
| I_{INL} or I_{INH} | 0.005 | | | μA typ | $V_{IN} = V_{INL}$ or V_{INH} |
| | | | ± 0.1 | μA max | |
| C_{IN} , Digital Input Capacitance | 2.5 | | | pF typ | |
| DYNAMIC CHARACTERISTICS² | | | | | |
| t_{ON} | 16 | | | ns typ | $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$ |
| | 22 | 24 | 26 | ns max | $V_S = 1.5\text{ V}$, see Figure 18 |
| t_{OFF} | 13 | | | ns typ | $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$ |
| | 18 | 20 | 22 | ns max | $V_S = 1.5\text{ V}$, see Figure 18 |
| Break-Before-Make Time Delay, t_{BBM} | 7 | | | ns typ | $R_L = 50\ \Omega$, $C_L = 35\text{ pF}$, $V_{S1} = V_{S2} = 1.5\text{ V}$, see Figure 19 |
| | | | 1 | ns min | |
| Charge Injection | 30 | | | pC typ | $V_S = 0\text{ V}$, $R_S = 0\ \Omega$, $C_L = 1\text{ nF}$, see Figure 20 |
| Off Isolation | -64 | | | dB typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 100\text{ kHz}$, see Figure 21 |
| Channel-to-Channel Crosstalk | -64 | | | dB typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, $f = 100\text{ kHz}$, see Figure 22 |
| Bandwidth: -3 dB | 38 | | | MHz typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, see Figure 23 |
| Insertion Loss | 0.04 | | | dB typ | $R_L = 50\ \Omega$, $C_L = 5\text{ pF}$, see Figure 23 |
| THD + N | 0.02 | | | % | $R_L = 32\ \Omega$, $f = 20\text{ Hz to }20\text{ kHz}$, $V_S = 1\text{ V p-p}$ |
| C_S (Off) | 55 | | | pF typ | $f = 1\text{ MHz}$ |
| C_D , C_S (On) | 147 | | | pF typ | $f = 1\text{ MHz}$ |
| POWER REQUIREMENTS | | | | | |
| I_{DD} | 0.001 | | | μA typ | $V_{DD} = 3.6\text{ V}$ |
| | | | 1.0 | μA max | Digital Inputs = 0 V or 3.6 V |

¹The temperature range for the Y version is $-40^\circ\text{C to }+125^\circ\text{C}$.

² Guaranteed by design, not subject to production test.

ABSOLUTE MAXIMUM RATINGS

Table 3. $T_A = 25^\circ\text{C}$, unless otherwise noted

| Parameter | Rating |
|---------------------------------|---|
| V_{DD} to GND | -0.3 V to +7 V |
| Analog Inputs ¹ | -0.3 V to $V_{DD} + 0.3$ V or 30 mA, whichever occurs first |
| Digital Inputs | -0.3 V to $V_{DD} + 0.3$ V or 30 mA, whichever occurs first |
| Peak Current, S or D | 600 mA (pulsed at 1 ms, 10% duty cycle maximum) |
| Continuous Current, S or D | 400 mA |
| Operating Temperature Range | |
| Extended | -40°C to +125°C |
| Storage Temperature Range | -65°C to +150°C |
| Junction Temperature | +150°C |
| SC70 Package | |
| θ_{JA} Thermal Impedance | 332°C/W |
| θ_{JC} Thermal Impedance | 120°C/W |
| Reflow Soldering | |
| Peak Temperature | 260(0/-5)°C |
| Time at Peak Temperature | 10 sec to 40 sec |

¹ Overvoltages at IN, S, or D will be clamped by internal diodes. Current should be limited to the maximum ratings given.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



Table 4. Truth Table

| IN | Switch S1 | Switch S2 |
|----|-----------|-----------|
| 0 | On | Off |
| 1 | Off | On |

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 5. Terminology

| Mnemonic | Function |
|--------------------------------------|--|
| V _{DD} | Most Positive Power Supply Potential. |
| GND | Ground (0 V) Reference. |
| I _{DD} | Positive Supply Current. |
| S | Source Terminal. May be an input or output. |
| D | Drain Terminal. May be an input or output. |
| IN | Logic Control Input. |
| R _{ON} | Ohmic Resistance between D and S. |
| ΔR _{ON} | On-Resistance Match Between any Two Channels i.e., R _{ON} Maximum to R _{ON} Minimum. |
| R _{FLAT(ON)} | Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. |
| I _S (Off) | Source Leakage Current with the Switch Off. |
| I _D , I _S (On) | Channel Leakage Current with the Switch On. |
| V _D (V _S) | Analog Voltage on Terminals D, S. |
| V _{INL} | Maximum Input Voltage for Logic 0. |
| V _{INH} | Minimum Input Voltage for Logic 1. |
| I _{INL} (I _{INH}) | Input Current of the Digital Input. |
| C _S (Off) | Off Switch Source Capacitance. Measured with reference to ground. |
| C _D , C _S (On) | On Switch Capacitance. Measured with reference to ground. |
| t _{ON} | Delay time between the 50% and 90% points of the digital input and switch on condition. |
| t _{OFF} | Delay time between the 50% and 90% points of the digital input and switch off condition. |
| t _{BBM} | On or off time measured between the 80% points of both switches when switching from one to another. |
| Charge Injection | A measure of the glitch impulse transferred from the digital input to the analog output during switching. |
| Crosstalk | A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. |
| Off Isolation | A measure of unwanted signal coupling through an off switch. |
| Bandwidth | The frequency at which the output is attenuated by 3 dB. |
| On-Response | The frequency response of the on switch. |
| Insertion Loss | The loss due to the on-resistance of the switch. |
| THD + N | The ratio of harmonic amplitudes plus the noise of a signal to the fundamental. |

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. On-Resistance vs. V_D/V_S , $V_{DD} = 5\text{ V} \pm 10\%$




Figure 6. On-Resistance vs. Temperature, $V_{DD} = 3\text{ V}$




Figure 4. On-Resistance vs. V_D/V_S , $V_{DD} = 2.5\text{ V to }3.6\text{ V}$




Figure 7. Leakage Currents vs. Temperature, $V_{DD} = 5\text{ V}$




Figure 5. On-Resistance vs. Temperature, $V_{DD} = 5\text{ V}$




Figure 8. Leakage Currents vs. Temperature, $V_{DD} = 3\text{ V}$




Figure 9. Charge Injection




Figure 12. Off Isolation vs. Frequency




Figure 10. t_{ON}/t_{OFF} vs. Temperature




Figure 13. Crosstalk vs. Frequency




Figure 11. Bandwidth




Figure 14. Total Harmonic Distortion + Noise

TEST CIRCUITS




Figure 15. On-Resistance




Figure 16. Off-Leakage




Figure 17. On-Leakage




Figure 18. Switching Times, t_{ON} , t_{OFF}




Figure 19. Break-Before-Make Time Delay, t_{BBM}




Figure 20. Charge Injection




Figure 21. Off Isolation




Figure 22. Channel-to-Channel Crosstalk





Figure 23. Bandwidth

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-203AB

Figure 24. 6-Lead SC70 Package
[KS-6]
Dimensions shown in Millimeters

ORDERING GUIDE

| Model | Temperature Range | Package Description | Package Option | Branding ¹ |
|-------------------------------|-------------------|------------------------------|----------------|-----------------------|
| ADG849YKSZ-500RL ² | -40°C to +125°C | SC70 (Plastic Surface Mount) | KS-6 | SNA |
| ADG849YKSZ-REEL ² | -40°C to +125°C | SC70 (Plastic Surface Mount) | KS-6 | SNA |
| ADG849YKSZ-REEL7 ² | -40°C to +125°C | SC70 (Plastic Surface Mount) | KS-6 | SNA |

¹ Branding on all packages is limited to three characters due to space constraints.
² Z = Pb-free part.

ADG849

NOTES