# **TABLE OF CONTENTS**

Features
Applications1
Functional Block Diagrams
General Description
Product Highlights
Revision History
Specifications
±15 V Dual Supply3
+12 V Single Supply4
±5 V Dual Supply5
Continuous Current Per Channel, S or D6
REVISION HISTORY
6/2016—Rev. 0 to Rev. A
Changes to Table 7

Absolute Maximum Ratings	/
Thermal Resistance	7
ESD Caution	7
Pin Configurations and Function Descriptions	8
Typical Performance Characteristics	9
Test Circuits	12
Terminology	14
Outline Dimensions	15
Ordering Guide	15

## 10/2009—Revision 0: Initial Version

# **SPECIFICATIONS**

## ±15 V DUAL SUPPLY

 $V_{\text{DD}}$  = +15 V  $\pm$  10%,  $V_{\text{SS}}$  = –15 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	2.1			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}; \text{ see Figure 22}$
	2.4	2.8	3.2	Ω max	$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
On-Resistance Match Between Channels, ΔR <sub>ON</sub>	0.05			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.2	0.25	0.3	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	0.4			Ωtyp	$V_S = \pm 10 \text{ V}, I_S = -10 \text{ mA}$
	0.5	0.6	0.65	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}; \text{ see Figure 23}$
	±0.5	±2	±75	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.2			nA typ	$V_S = \pm 10 \text{ V}, V_S = \pm 10 \text{ V}; \text{ see Figure 23}$
	±0.6	±3	±100	nA max	
Channel On Leakage, ID, Is (On)	±0.2			nA typ	$V_S = V_D = \pm 10 \text{ V}$ ; see Figure 24
	±1	±3	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
•			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	130			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	155	190	220	ns max	V <sub>s</sub> = +10 V; see Figure 25
ton (EN)	85			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	110	125	140	ns max	V <sub>s</sub> = 10 V; see Figure 27
t <sub>OFF</sub> (EN)	115			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	140	160	180	ns max	V <sub>s</sub> = 10 V; see Figure 27
Break-Before-Make Time Delay, t <sub>D</sub>	15			ns typ	$R_L = 300 \Omega,  C_L = 35  pF$
ŕ			8	ns min	$V_{S1} = V_{S2} = 10 \text{ V}$ ; see Figure 26
Charge Injection	-16			pC typ	$V_S = 0$ V, $R_S = 0$ $\Omega$ , $C_L = 1$ nF; see Figure 28
Off Isolation	-64			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
Channel-to-Channel Crosstalk	-64			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30
Total Harmonic Distortion Plus Noise (THD + N)	0.016			% typ	$R_L = 10 \text{ k}\Omega$ , 5 V rms, $f = 20 \text{ Hz to}$ 20 kHz; see Figure 32
–3 dB Bandwidth	135			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 31
Insertion Loss	0.16			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 31
C <sub>s</sub> (Off)	19			pF typ	$f = 1 \text{ MHz}; V_S = 0 \text{ V}$
C <sub>D</sub> (Off)	44			pF typ	$f = 1 \text{ MHz; } V_S = 0 \text{ V}$
$C_D$ , $C_S$ (On)	114			pF typ	$f = 1 MHz; V_S = 0 V$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					$V_{DD} = +16.5 \text{ V}, V_{SS} = -16.5 \text{ V}$
I <sub>DD</sub>	0.002			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1.0	μA max	
I <sub>DD</sub> , 8-Lead MSOP	58			μA typ	Digital inputs = 5 V
			95	μA max	
IDD, 8-Lead LFCSP	120			μA typ	Digital inputs = 5 V
			190	μA max	
Iss	0.002			μA typ	Digital inputs = $0 \text{ V}$ , $5 \text{ V}$ , or $V_{DD}$
			1.0	μA max	
$V_{DD}/V_{SS}$			±4.5/±16.5	V min/max	Ground = 0 V

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

### +12 V SINGLE SUPPLY

 $V_{\text{DD}}$  = 12 V  $\pm$  10%,  $V_{\text{SS}}$  = 0 V, GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to V <sub>DD</sub>	V	
On Resistance, R <sub>ON</sub>	4			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA; see}$ Figure 22
	4.6	5.5	6.2	Ω max	$V_{DD} = +10.8 \text{ V}, V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.08			Ωtyp	$V_S = 0 \text{ V to } 10 \text{ V, } I_S = -10 \text{ mA}$
	0.25	0.3	0.35	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	1.2			Ω typ	$V_s = 0 \text{ V to } 10 \text{ V}, I_s = -10 \text{ mA}$
	1.5	1.75	1.9	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +13.2 \text{ V}, V_{SS} = 0 \text{ V}$
Source Off Leakage, I₅ (Off)	±0.1			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 23}$
	±0.5	±2	±75	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.2			nA typ	$V_S = 1 \text{ V}/10 \text{ V}, V_D = 10 \text{ V}/1 \text{ V}; \text{ see Figure 23}$
	±0.6	±3	±100	nA max	
Channel On Leakage, ID, IS (On)	±0.2			nA typ	$V_S = V_D = 1 \text{ V or } 10 \text{ V; see Figure } 24$
	±1	±3	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.005			μA typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	4			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, ttransition	200			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	255	265	370	ns max	$V_S = 8 V$ ; see Figure 25
ton (EN)	145			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	190	220	245	ns max	$V_S = 8 \text{ V}$ ; see Figure 27
t <sub>OFF</sub> (EN)	130			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	170	205	220	ns max	$V_S = 8 \text{ V}$ ; see Figure 27
Break-Before-Make Time Delay, $t_{\text{D}}$	55			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			33	ns min	$V_{S1} = V_{S2} = 8 \text{ V}$ ; see Figure 26
Charge Injection	13			pC typ	$V_S = 6 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF}; \text{ see Figure 28}$
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30
−3 dB Bandwidth	95			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 31
Insertion Loss	0.3			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 31
C <sub>s</sub> (Off)	32			pF typ	$f = 1 MHz; V_S = 6 V$
C <sub>D</sub> (Off)	72			pF typ	$f = 1 MHz; V_S = 6 V$
$C_D$ , $C_S$ (On)	123			pF typ	$f = 1 MHz; V_S = 6 V$
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = $0 \text{ V or V}_{DD}$
			1.0	μA max	
I <sub>DD</sub> , 8-Lead MSOP	58			μA typ	Digital inputs = 5 V
			95	μA max	
I <sub>DD</sub> , 8-Lead LFCSP	120			μA typ	Digital inputs = 5 V
			190	μA max	
$V_{DD}$			5/16.5	V min/max	Ground = $0 \text{ V}$ , $V_{SS} = 0 \text{ V}$

 $<sup>^{\</sup>rm 1}$  Guaranteed by design, not subject to production test.

## **±5 V DUAL SUPPLY**

 $V_{\text{DD}}$  = +5 V  $\pm$  10%,  $V_{\text{SS}}$  = -5 V  $\pm$  10%, GND = 0 V, unless otherwise noted.

Table 3.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			V <sub>DD</sub> to V <sub>SS</sub>	V	
On Resistance, R <sub>ON</sub>	4.5			Ω typ	$V_S = \pm 4.5 \text{V}$ , $I_S = -10 \text{ mA}$ ; see Figure 22
	5.2	6.2	7	Ω max	$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.1			Ωtyp	$V_S = \pm 4.5V$ , $I_S = -10$ mA
	0.3	0.35	0.4	Ω max	
On-Resistance Flatness, R <sub>FLAT (ON)</sub>	1.3			Ω typ	$V_S = \pm 4.5 \text{ V}, I_S = -10 \text{ mA}$
	1.6	1.85	2	Ω max	
LEAKAGE CURRENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
Source Off Leakage, Is (Off)	±0.1			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 23}$
	±0.5	±2	±75	nA max	
Drain Off Leakage, I <sub>D</sub> (Off)	±0.1			nA typ	$V_S = \pm 4.5 \text{ V}, V_D = \mp 4.5 \text{ V}; \text{ see Figure 23}$
	±0.6	±3	±100	nA max	
Channel On Leakage, $I_D$ , $I_S$ (On)	±0.1			nA typ	$V_S = V_D = \pm 4.5 \text{ V}$ ; see Figure 24
	±1	±3	±100	nA max	
DIGITAL INPUTS					
Input High Voltage, V <sub>INH</sub>			2.0	V min	
Input Low Voltage, V <sub>INL</sub>			0.8	V max	
Input Current, I <sub>INL</sub> or I <sub>INH</sub>	0.001			μA typ	$V_{IN} = V_{GND} \text{ or } V_{DD}$
			±0.1	μA max	
Digital Input Capacitance, C <sub>IN</sub>	4			pF typ	

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, trransition	310			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	410	495	560	ns max	$V_s = 3 \text{ V}$ ; see Figure 25
ton (EN)	230			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	305	355	390	ns max	$V_s = 3 \text{ V}$ ; see Figure 27
t <sub>OFF</sub> (EN)	220			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
	290	335	365	ns max	$V_s = 3 \text{ V}$ ; see Figure 27
Break-Before-Make Time Delay, t <sub>D</sub>	65			ns typ	$R_L = 300 \Omega$ , $C_L = 35 pF$
			31	ns min	$V_{S1} = V_{S2} = 3 \text{ V}$ ; see Figure 26
Charge Injection	59			pC typ	$V_S = 0 \text{ V}, R_S = 0 \Omega, C_L = 1 \text{ nF; see}$ Figure 28
Off Isolation	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 29
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 30
Total Harmonic Distortion Plus Noise	0.04			% typ	$R_L = 10 \text{ k}\Omega$ , 5 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 32
–3 dB Bandwidth	105			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ ; see Figure 31
Insertion Loss	0.28			dB typ	$R_L = 50 \Omega$ , $C_L = 5 pF$ , $f = 1 MHz$ ; see Figure 31
C <sub>s</sub> (Off)	26			pF typ	$V_S = 0 V, f = 1 MHz$
C <sub>D</sub> (Off)	62			pF typ	$V_S = 0 V, f = 1 MHz$
$C_D$ , $C_S$ (On)	128			pF typ	$V_S = 0 V, f = 1 MHz$
POWER REQUIREMENTS					$V_{DD} = +5.5 \text{ V}, V_{SS} = -5.5 \text{ V}$
I <sub>DD</sub>	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
			1.0	μA max	
Iss	0.001			μA typ	Digital inputs = 0 V or V <sub>DD</sub>
			1.0	μA max	
$V_{DD}/V_{SS}$			±4.5/±16.5	V min/max	Ground = 0 V

 $<sup>^{\</sup>mbox{\tiny 1}}$  Guaranteed by design, not subject to production test.

## **CONTINUOUS CURRENT PER CHANNEL, S OR D**

Table 4.

Parameter	25°C	85°C	125°C	Unit	Test Conditions/Comments
CONTINUOUS CURRENT PER CHANNEL <sup>1</sup>					
±15 V Dual Supply					$V_{DD} = +13.5 \text{ V}, V_{SS} = -13.5 \text{ V}$
8-Lead MSOP ( $\theta_{JA} = 206^{\circ}$ C/W)	215	135	80	mA maximum	
8-Lead LFCSP ( $\theta_{JA} = 50.8$ °C/W)	390	215	100	mA maximum	
+12 V Single Supply					$V_{DD} = 10.8 \text{ V}, V_{SS} = 0 \text{ V}$
8-Lead MSOP ( $\theta_{JA} = 206^{\circ}$ C/W)	175	115	70	mA maximum	
8-Lead LFCSP ( $\theta_{JA} = 50.8$ °C/W)	320	185	95	mA maximum	
±5 V Dual Supply					$V_{DD} = +4.5 \text{ V}, V_{SS} = -4.5 \text{ V}$
8-Lead MSOP ( $\theta_{JA} = 206^{\circ}\text{C/W}$ )	165	110	70	mA maximum	
8-Lead LFCSP ( $\theta_{JA} = 50.8$ °C/W)	310	180	95	mA maximum	

<sup>&</sup>lt;sup>1</sup> Guaranteed by design, not subject to production test.

## **ABSOLUTE MAXIMUM RATINGS**

 $T_A = 25$ °C, unless otherwise noted.

Table 5.

Tuble 5.	
Parameter	Rating
V <sub>DD</sub> to V <sub>SS</sub>	35 V
V <sub>DD</sub> to GND	−0.3 V to +25 V
V <sub>SS</sub> to GND	+0.3 V to −25 V
Analog Inputs <sup>1</sup>	$V_{SS}$ – 0.3 V to $V_{DD}$ + 0.3 V or 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	GND $- 0.3 \text{ V}$ to $\text{V}_{\text{DD}} + 0.3 \text{ V}$ or 30 mA, whichever occurs first
Peak Current, S or D (Pulsed at 1 ms, 10% Duty-Cycle Maximum)	
8-Lead MSOP (4-Layer Board)	400 mA
8-Lead LFCSP	600 mA
Continuous Current per Channel, S or D	Data in Table 4 + 15% mA
Operating Temperature Range	
Industrial	-40°C to +125°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
Reflow Soldering Peak Temperature, Pb Free	260°C

<sup>&</sup>lt;sup>1</sup> Over voltages at IN, S, or D are clamped by internal diodes. Current should be limited to the maximum ratings given.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

#### THERMAL RESISTANCE

Table 6. Thermal Resistance

Package Type	θја	θιс	Unit
8-Lead MSOP (4-Layer Board)	206	44	°C/W
8-Lead LFCSP	50.8		°C/W

### **ESD CAUTION**



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS




Figure 3. 8-Lead LFCSP Pin Configuration



Figure 4. 8-Lead MSOP Pin Configuration

### **Table 7. Pin Function Descriptions**

Pin	No.		
LFCSP	MSOP	Mnemonic	Description
1	1	D	Drain Terminal. This pin can be an input or output.
2	2	SA	Source Terminal. This pin can be an input or output.
3	3	GND	Ground (0 V) Reference.
4	4	$V_{\text{DD}}$	Most Positive Power Supply Potential.
5	Not applicable	EN	Active High Digital Input. When this pin is low, the device is disabled and all switches are turned off. When this pin is high, the IN logic input determines which switch is turned on.
Not applicable	5	NC	No Connect.
6	6	IN	Logic Control Input.
7	7	Vss	Most Negative Power Supply Potential.
8	8	SB	Source Terminal. This pin can be an input or output.
0	Not applicable	EPAD	Exposed Pad. Exposed pad tied to substrate, Vss.

### **Table 8. 8-Lead LFCSP Truth Table**

EN	IN	Switch A	Switch B
0	Х	Off	Off
1	0	On	Off
1	1	Off	On

#### Table 9. 8-Lead MSOP Truth Table

IN	Switch A	Switch B
0	On	Off
1	Off	On

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 5. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 6. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Single Supply




Figure 7. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Dual Supply




Figure 8. On Resistance as a Function of  $V_{\mathcal{D}}$  ( $V_{\mathcal{S}}$ ) for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 9. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures, +12 V Single Supply




Figure 10. On Resistance as a Function of  $V_D$  ( $V_S$ ) for Different Temperatures,  $\pm 5$  V Dual Supply




Figure 11. Leakage Currents as a Function of Temperature, ±15 V Dual Supply




Figure 12. Leakage Currents as a Function of Temperature, +12 V Single Supply




Figure 13. Leakage Currents as a Function of Temperature, ±5 V Dual Supply




Figure 14. IDD vs. Logic Level




Figure 15. Charge Injection vs. Source Voltage




Figure 16. t<sub>TRANSITION</sub> Times vs. Temperature




Figure 17. Off Isolation vs. Frequency




Figure 18. Crosstalk vs. Frequency




Figure 19. On Response vs. Frequency




Figure 20. THD + N vs. Frequency




Figure 21. ACPSRR vs. Frequency

## **TEST CIRCUITS**




Figure 22. On Resistance




Figure 24. On Leakage





Figure 23. Off Leakage







Figure 25. Switching Times,  $t_{\text{ON}}$  and  $t_{\text{OFF}}$ 







Figure 26. Break-Before-Make Time Delay






Figure 28. Charge Injection




Figure 29. Off Isolation




Figure 30. Channel-to-Channel Crosstalk




Figure 31. Bandwidth




Figure 32. THD + N

## **TERMINOLOGY**

 $I_{DD}$ 

The positive supply current.

 $I_{ss}$ 

The negative supply current.

 $V_D(V_S)$ 

The analog voltage on Terminal D and Terminal S.

R<sub>ON</sub>

The ohmic resistance between Terminal D and Terminal S.

R<sub>FLAT</sub> (ON)

Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range.

Is (Off)

The source leakage current with the switch off.

ID (Off)

The drain leakage current with the switch off.

 $I_D, I_S(On)$ 

The channel leakage current with the switch on.

 $V_{INI}$ 

The maximum input voltage for Logic 0.

 $V_{\text{INH}}$ 

The minimum input voltage for Logic 1.

IINL (IINH)

The input current of the digital input.

Cs (Off)

The off switch source capacitance, measured with reference to ground.

C<sub>D</sub> (Off)

The off switch drain capacitance, measured with reference to ground.

 $C_D$ ,  $C_S$  (On)

The on switch capacitance, measured with reference to ground.

 $C_{IN}$ 

The digital input capacitance.

#### ton (EN)

Delay time between the 50% and 90% points of the digital input and switch on condition. See Figure 27.

#### toff (EN)

Delay time between the 50% and 90% points of the digital input and switch off condition. See Figure 27.

#### **t**transition

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

#### Тввм

Off time measured between the 80% point of both switches when switching from one address state to another. See Figure 26.

#### **Charge Injection**

A measure of the glitch impulse transferred from the digital input to the analog output during switching. See Figure 28.

#### Off Isolation

A measure of unwanted signal coupling through an off switch. See Figure 29.

#### Crosstalk

A measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance. See Figure 30.

#### Bandwidth

The frequency at which the output is attenuated by 3 dB. See Figure 31.

#### On Response

The frequency response of the on switch.

#### **Insertion Loss**

The loss due to the on resistance of the switch. See Figure 31.

#### THD + N

The ratio of the harmonic amplitude plus noise of the signal to the fundamental. See Figure 32.

### AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR measures the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62~V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR. See Figure 21.

## **OUTLINE DIMENSIONS**




Figure 33. 8-Lead Mini Small Outline Package [MSOP] (RM-8) Dimensions shown in millimeters




Figure 34. 8-Lead Lead Frame Chip Scale Package [LFCSP\_WD] 3 mm × 2 mm Body, Very Very Thin, Dual Lead (CP-8-4) Dimensions shown in millimeters

### **ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Package Description	Package Option	Branding
ADG1419BRMZ	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	S1L
ADG1419BRMZ-REEL7	-40°C to +125°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	S1L
ADG1419BCPZ-REEL7	-40°C to +125°C	8-Lead Lead Frame Chip Scale Package [LFCSP_WD]	CP-8-4	1C

 $<sup>^{1}</sup>$  Z = RoHS Compliant Part.

**NOTES**